English
Sarance Technologies Delivers Interlaken Protocol IP Core for Xilinx Virtex-5 FPGAs
New IP Core Implements Next Generation High-Speed Serial Chip-To-Chip Packet Interface
Ottawa, Ontario -- December 18, 2006 -- Sarance Technologies, a leading networking IP vendor, today announced the immediate availability of a Interlaken intellectual property core for Xilinx Virtex™-5 FPGAs. Interlaken is the next generation high-speed serial chip-to-chip protocol for transferring packets in networking systems. The availability of the IP core provides networking system manufacturers a low risk path for developing their next generation equipment.
“We have implemented a very efficient and flexible Interlaken IP core targeted for the high performance Xilinx 65nm Virtex™-5 Platform” said Farhad Shafai, Vice President, R&D at Sarance Technologies. “Our standard offering goes up to 40Gbps of payload bandwidth today, but the IP’s architecture is scalable, much like Interlaken, and allows us to build higher bandwidth cores as system performance increases.”
“Interlaken is steadily gaining traction within our Tier One customer base, demonstrating its potential to become the de-facto packet-based interface,” said Amit Dhir, director of Infrastructure Vertical Markets at Xilinx. “By leveraging our 65nm Virtex™-5 FPGA high-performance architecture and low power SERDES, customers have a highly-scalable solution, enabling optimized connectivity in a wide range of Internet Protocol-based Infrastructure Equipment designs.”
Price and Availability
Interlaken cores for the Xilinx Virtex™-5 FPGAs are available from Sarance Technologies now for 10-Gbps, 24-Gbps and 40-Gbps data rates. For information on other configurations and pricing, please contact Sarance Technologies at interlaken@sarance.com.
About Sarance Technologies
Sarance Technologies is an intellectual property development firm based in Ottawa, Ontario, Canada. Sarance offers a portfolio of ASIC and FPGA silicon IP cores targeted at vendors developing data communication solutions. Sarance specializes in developing classification engines, high speed interconnect, and other building blocks used in typical networking line cards. Sarance also offers consulting services for integrating its IP into FPGA or ASIC designs.
More information is available at www.sarance.com
|
||||||
Related News
- Xilinx Delivers Complete Virtex-5 FPGA Solution for XAUI Protocol
- Xilinx Delivers ISE WebPACK 9.2i - Offering Expanded Support for Latest 65nm Virtex-5 FPGAs
- Xilinx Delivers PlanAhead 9.1 Design Suite - Extends Performance Advantage of 65nm Virtex-5 FPGAs
- Xilinx Delivers Virtex-5 LXT FPGAs With Industry's First Built-In PCI Express Block And Low-Power Serial I/O
- Xilinx Delivers Virtex-5 LX Devices - World's First 65nm FPGAs In Customer Hands
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
|
E-mail This Article | 
|
|
Printer-Friendly Page |