ASIC Architect Announces Availability of Configurable AMBA 3 AXI Bridge for DDR Controller Cores
ASIC Architect Expands its DDR Offerings with AMBA© 3 AXITM Bridge for DDR Controller Cores
SANTA CLARA, CA., December 26, 2006 -- ASIC Architect, Inc. today announced the availability of Configurable AMBA© 3 AXITM; Bridge IP for its DDR Controller Cores. This solution will enable SoC designers to plug-in DDR Controller Core into AMBA3 AXI system bus, and mitigate the implementation risk and time-to-market challenges.
ASIC Architect is a high-speed controller solutions company. The company's portfolio of high end products includes PCI Express, DDR and SATA controller cores. The cores provide optimized solutions targeted for wireless, consumer, telecommunication and networking markets.
"At ASIC Architect, we are focusing on standards based IP with a commitment to developing leading edge implementation solutions for today's high-end SOC designs. Following the footsteps of successful completion of PCI Express AMBA 3 AXI Bridge, our engineers have developed AMBA 3 AXI Bridge IP for DDR Controller Core, for our lead customers." says Purna Mohanty, Vice President of ASIC Architect, Inc. "AMBA 3 AXI Bridge for DDR Controller Core is a configurable, high performance and scalable solution. The usual datapath complexities of the DDR controller core are built-into the bridge solution."
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores - PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC and SoC. The company is headquartered in Santa Clara, CA, USA with a design center at Bhubaneswar, India.
|
Related News
- ASIC Architect Announces the Availability of Configurable AMBA3 AXI Bridge for PCI Express Controller Cores
- ASIC Architect Announces the Availability of DDR 3 Controller Cores
- ASIC Architect Announces the Availability of Multi-Port Intelligent Arbiter and Scheduler for DDR Controller Cores
- ASIC Architect Announces the Availability of AMBA 2 AHB to PCI Express Bridge
- ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |