TSMC Welcomes Government Approval for 0.18 Micron Generation Technology Transfer to China
“TSMC greatly welcomes the government’s decision,” said TSMC Spokesperson and Vice President Ms. Lora Ho. “The addition of 0.18 micron process technology to our existing 0.35 micron and 0.25 micron process capabilities will help us meet the manufacturing needs of our customers in China, and we believe that we will win more orders and expand TSMC’s market share in China.”
Ms. Ho added that while TSMC will build 0.18 micron semiconductor manufacturing capacity in China in line with government regulations, the company will also expand investment in Taiwan according to its established plans. These include additional construction of advanced 12-inch wafer fabs, as well as continued progress into leading technologies such as the 65 nanometer, 45 nanometer, and 32 nanometer nodes.
|
Related News
- Transmeta to use TSMC for 0.18- and 0.13-micron processors
- eASIC Completes Implementation of Its Configurable Logic Core In TSMC 0.18 Micron Process
- Actions Semiconductor Introduces 0.18 Micron Product with New Power Management Technology
- Grace Semiconductor Expands Access to 0.18- and 0.13-Micron Processes With Adoption of ARM Physical IP
- Atmel's 0.18 Micron Radiation Hardened ASIC Integrates up to 5.5 Million Usable Gates
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |