Commentary: Models hold value, not IP
(01/26/2007 2:54 PM EST), EE Times
While the intrinsic value of intellectual property (IP) is rooted in its functionality, it is the model that holds all practical value. Likewise, it is the model that generates most of the expense. The cost to develop, verify, maintain and support IP models is equal to that of designing an application specific integrated circuit (ASIC).
The trouble with models is that they come in all shapes and sizes, and there is no one shape that fits all needs. For a given IP core, there may be a high-level reference model, a cycle or transaction accurate system-level model used for software development and system architectural analysis.
Chances are, there's a register transfer level (RTL) model for implementation and multiple gate-level netlists optimized for various technologies. Depending on customer requirements, the provider may also supply models in multiple design languages and with interfaces. Very quickly, the effort of revision control and quality assurance dwarfs the cost of IP innovation.
E-mail This Article | Printer-Friendly Page |
Related News
- Commentary / Analysis: Real men have fabs, but maybe not Infineon, NXP, TI and ST.
- PhySim system debugs hardware, not models
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
- Ceva and Edge Impulse Join Forces to Enable Faster, Easier Development of Edge AI Applications
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports