Handshake Solutions launches Memory eXtension to clockless HT80C51 core
DesignCon 2007, Santa Clara, California -- January 29, 2007 -- Handshake Solutions, a line of business within Royal Philips Electronics, today announced the release of the HT80C51MX – a new clockless core based upon the versatile 80C51 Memory eXtension (MX) architecture. The new core combines the increased memory capabilities of the MX architecture with the low power and low electromagnetic emission (EME) advantages of Handshake Technology. Particularly suited to smart card applications, this combination offers designers a cost-effective route to new, more complex and memory hungry 8-bit applications.
As with Handshake Solutions’ earlier HT80C51, the new core delivers robust, low-power and low-noise operation. This enables more reliable contactless smart card designs with wide operating ranges that could, for example, increase throughput in busy transport environments. Its high performance levels also allow better use of the available power budget and enable fast, secure transactions.
The MX architecture extends the memory addressing capabilities of the familiar 80C51 core beyond the original 64 Kbyte limit, up to a maximum 8 Mbytes of program and 8 Mbytes of data memory. To allow full use of the extended 24-bit memory addressing, the HT80C51MX features a number of dedicated instructions. In addition specific addressing modes, such as a Universal Pointer, enable high-level language compilers to optimize code easily for both size and execution time.
“With the new HT80C51MX core, we’re helping designers meet the growing demand for more sophisticated, more memory hungry and lower power 8-bit applications in areas such as eGovernment and payment cards,” said Ad Peeters, Chief Technology Officer of Handshake Solutions. “The new core combines all the benefits of our 8-bit HT80C51 core with 24-bit memory addressing capabilities to enable the advanced and efficient solutions required for contactless smart card and Near Field Communication (NFC) applications.”
Handshake Technology is the industry’s first commercial design methodology for creating clockless ICs. It offers designers a simple and robust method for accessing the benefits of clockless designs, such as low power consumption, low EME and low current peaks. This enables more functionality to be squeezed into even the tightest energy budget and simplifies system integration.
The HT80C51MX core will be launched at booth 837 at DesignCon 2007, which takes place at the Santa Clara Convention Center, California, from January 29 until February 1, 2007.
For more information on Handshake Solutions: www.handshakesolutions.com.
About Royal Philips Electronics
Royal Philips Electronics of the Netherlands (NYSE: PHG, AEX: PHI) is a global leader in healthcare, lifestyle and technology, delivering products, services and solutions through the brand promise of “sense and simplicity”. Headquartered in the Netherlands, Philips employs approximately 121,700 employees in more than 60 countries worldwide. With sales of EUR 27 billion in 2006, the company is a market leader in medical diagnostic imaging and patient monitoring systems, energy efficient lighting solutions, personal care and home appliances, as well as consumer electronics. News from Philips is located at www.philips.com/newscenter.
|
Related News
- FS2 Introduces System Navigator Probe for Development Using the New Ultra Low Power Handshake Solutions Memory Extension HT80C51 Core
- FS2 Introduces System Navigator Probe for Development using the New Ultra Low Power Handshake Solutions Memory Extension HT80C51 Core
- Philips' Handshake Solutions launches symbiotic development network for clockless IC technology
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- NEO Semiconductor Launches Ground-Breaking 3D X-DRAM Technology, A Game Changer in the Memory Industry
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |