Commentary / Analysis: Real men have fabs, but maybe not Infineon, NXP, TI and ST.
The first argument is the cost argment. Some say that, at $3bn, fabs are too expensive. But if you look at their cost in relation to the market size, their cost is the same.
A fab cost $40m in 1970 when the industry TAM was $2.4bn; they cost $330m in 1985 when the TAM was $21.5bn; they cost $3bn in 2005 when the TAM was $245bn. That’s a 14.1 per cent CAGR over 25 years fro both the market and the fab-cost. So there’s no change in cost.
“It’s just that you have to bet the company when you build a fab, and people have lost the stomach for betting the company”, said Future Horizons CEO, Malcolm Penn
E-mail This Article | Printer-Friendly Page |
Related News
- Analyst sours on Infineon, ST but touts ARM
- Analysis: Is the ST, NXP wireless JV the start of IDM break-up?
- Five Leading Semiconductor Industry Players Incorporate New Company, Quintauris, to Drive RISC-V Ecosystem Forward
- TSMC, Bosch, Infineon, and NXP Establish Joint Venture to Bring Advanced Semiconductor Manufacturing to Europe
- Leading Semiconductor Industry Players Join Forces to Accelerate RISC-V
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?