CoWare's Processor Designer Provides Increased Support for Next-Generation VLIW Processors
New Wireless Standards and Video and Multi-Media Applications Demand Very High-Performance, Next-Generation VLIW DSP Processor Architectures
SAN JOSE, Calif.--February 5, 2007 --CoWare®, Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announced a new release of CoWare Processor Designer that provides increased support for next-generation Very Long Instruction Word (VLIW) processors. The new CoWare Processor Designer enables users to explore a large design space to ensure that the targeted processing power is achieved and the interconnect infrastructure is available to feed data into the processor at an acceptable rate. The latter can only be done in the platform context. Only CoWare has the combined offering of processor development and platform design to provide the full solution. Without this capability, architecture exploration can take up to several months. Now, with CoWare Processor Designer, it can be done in a matter of hours.
VLIW architectures have proven to be an optimal target for today's C compiler technology. VLIW architectures do not require designs to sacrifice software development productivity for the very high-performance processing needed for the next-generation high-end video, multimedia and wireless devices. Companies developing high-end video processing devices that implement the next generation H.264 or VC1 video standards and companies developing wireless baseband processing devices targeting the next generation WiMAX or LTE (next-generation W-CDMA) wireless standards can benefit the most from the new capabilities in Processor Designer. With the software programmability available through the Processor Designer flow, users can make adjustments for late changes in the standards and provide devices that can be programmed for different standards. This can be done while maintaining the performance of custom hardware.
If redundant parallel data paths are included, they make the design too expensive. Very specific customization of every application is required to be cost effective. The new enhancements to the LISA language, which are now available through CoWare Processor Designer, enable users to parameterize the processor architecture with the number of parallel data paths (VLIW slots) to determine the optimal number of slots for a specific application and then customize each slot individually. The new Processor Designer fully automates the exploration of the number of parallel data paths by generating software development tools such as assembler, linker, simulator, and a highly-optimizing C complier for software performance measurement, as well as RTL code generation for hardware cost estimation. The result is that the user can script the exploration of various architectures with different data paths in a matter of hours rather than months.
"A start-up company still in 'stealth' mode made use of the new VLIW support in CoWare Processor Designer to model its new processor architecture," said Dr. Andrea Kroll, product marketing director, CoWare. "According to the company's CEO, Processor Designer enabled his team to demonstrate its new architecture to investors and new customers early, before the silicon was available, specifically because the modeling could be done very quickly." Added Kroll, "Similarly, CoWare Processor Designer tools enabled a large U.S.-based semiconductor company to provide its customers with early access to its next-generation architecture. This gave the company a unique 'go-to-market' advantage because its customers could provide very early feedback."
Continued Kroll, "CoWare Processor Designer is unique because it can generate, from one specification, all the software development tools and the RTL for processor architects, software developers and hardware designers. Other tools require multiple, independent specifications to generate the individual solutions that might not be consistent. With CoWare's one specification approach, there is a real time savings for the user."
New CoWare Processor Designer Provides Much Faster Architecture Exploration
New features in the most recent release of Processor Designer contribute to the overall benefit of faster architecture exploration:
-
Full C compiler support for the new VLIW language extensions to enable quick exploration on the number of parallel instructions suitable for a specific application or application space
-
Efficient RTL generation from one specification, which enables quick cost analysis of the VLIW architecture
-
Unified debugging environment for standalone and system-level debugging to enable advanced debugging for the software application jointly with the processor and the platform hardware, which improves processor design and software development productivity
Availability and Pricing
The new CoWare Processor Designer is available now from CoWare. For more information on CoWare Processor Designer, and CoWare's other products, visit www.coware.com.
About CoWare
CoWare is the leading supplier of platform-driven electronic system-level (ESL) design software and services. CoWare offers a comprehensive set of ESL tools that enable electronics companies to "differentiate by design" through the creation of system IP, including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; hardware/software co-design; and virtual platforms for device software development. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM, Cadence Design Systems, STMicroelectronics, and Sony Corporation. CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
|
Related News
- Inside Secure Technology Chosen to Secure Kalray's Intelligent Processors for Autonomous Vehicles and Next-Generation Data Centers
- Synopsys' Next-Generation Embedded Vision Processors Boost Performance up to 100X
- Open-Silicon's Interlaken IP Core Selected for Netronome's Next-Generation Flow Processors
- CogniVue Adopts Target's IP Designer Tool-Suite to Build Next-Generation Image Cognition Processor
- Wind River to Support Sun's Breakthrough UltraSPARC T1 Multithreaded Next-Generation Processor
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |