TI talks about IC production strategy
(02/20/2007 10:45 PM EST)
SAN FRANCISCO — Texas Instruments Inc. here elaborated on its IC-manufacturing strategy, saying that it will shortly announce a new strategic deal with a silicon foundry provider. TI did not identify the provider, but some sources speculated that the chip maker could form a closer partnership with Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC).
As reported in January, TI said that it will continue to make chips within its own logic and analog fabs. But the company has decided to drop the costly business of digital logic process development and rely on foundry partners for its processes.
TI (Dallas, Texas) said it will complete the development of its own, 45-nm logic process. Then, it has decided to stop internal development at the 45-nm node and use foundry supplied processes at 32-nm, 22-nm and thereafter.
E-mail This Article | Printer-Friendly Page |
Related News
- Long-term Strategy Pays Off As TI Maintains Analog Leadership
- China-Based IC Production to Represent 21.2% of China IC Market in 2026
- Wafer Capacity Forecast to Climb 8.7% As 10 New Fabs Enter Production
- Attopsemi's I-fuse OTP IP Embedded into Melexis' Sensor ICs In Mass Production
- Can We Believe The Hype About China's Domestic IC Production Plans?
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?