New MOSIS Shared Wafer Service on IBM’s 130nm 8WL Process Makes High-Performance RF Chip Fabrication Affordable
MARINA DEL REY, Calif. -- March 02, 2007 -- MOSIS, a provider of low-cost prototyping and small volume production services for custom ASICs, announces prototype and low volume fabrication access to IBM's fourth generation foundry technology, 8WL, the 130 nanometer (nm) silicon germanium (SiGe) bipolar complementary metal oxide semiconductor (BiCMOS) process. The process uses an emitter width of just 120nm and can be used to produce devices with a threshold frequency of 100GHz. It creates low power devices at lower cost than GaAs technology and has been developed to reduce the cost of mobile consumer products, advance high-bandwidth wireless communications (60GHz Wi-Fi), and enable innovative new applications such as collision-avoidance automobile radar (24GHz and 70GHz).
MOSIS is scheduling multi-project wafer (MPW) runs based on the 8WL process in August and December this year. The organisation’s MPW service means that users only pay proportionally for the actual area of masks and wafers that their designs occupy. The service is ideal for prototyping and for producing up to 1000 samples for either in-house or early customer evaluation.
The 8WL BiCMOS SiGe process supports metal-insulator-metal (MiM) capacitors and a thick-copper metal layer (the OL layer) can be used to make inductors. Supply voltages are 1.2 V for the core and 2.5/3.3 V for I/O.
Depending on the silicon area occupied by the device, the MPW service can be accessed from less than 10% of the price of a dedicated run, for a typical sample quantity of 40 chips. The final cost depends upon the nature of the design. MOSIS also offers packaging and test services.
About MOSIS:
MOSIS is a low-cost prototyping and small-volume production service for VLSI circuit development. Since 1981, MOSIS has fabricated more than 50,000 circuit designs for commercial firms, government agencies, and research and educational institutions around the world. MOSIS provides designers with a single interface to the constantly changing technologies of the semiconductor industry. Mask generation, wafer fabrication, and device packaging are contracted to leading industry vendors. For more information about MOSIS, please visit www.mosis.com.
|
Related News
- GLOBALFOUNDRIES Offers New Low-Power 28nm Solution for High-Performance Mobile and IoT Applications
- ARM Selected To Deliver Low-Power and High-Performance Libraries For IBM, Chartered and Samsung 45-Nanometer Common Platform Technology
- Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
- TI Expands High-Performance Analog Portfolio with Acquisition of Chipcon, a Leading Supplier of RF Transceiver and System-on-Chip Devices
- New SteelVine Storage Processor from Silicon Image Enables Affordable, High-Performance, Two-Drive 3Gb/s SATA Solutions
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |