Techno Mathematical rolls IP for one-chip, full-HD codec
(03/05/2007 4:23 PM EST)
TOKYO — Techno Mathematical Co. Ltd. has developed the industry's first H.264/MPEG-4 intellectual-property core to offer a one-chip encoder/decoder LSI solution. The High Profile core features high-definition (1920 x 1080i) image compression and decompression.
Techno Mathematical (TMC) is a Tokyo-based venture company that specializes in developing audio/video compression/decompression algorithms. Its IP core enables compression and decompression of HD images in real-time.
The H.264 video codec standard can efficiently compress image data that's nearly one-half to one-third more compact than MPEG-2 data while maintaining better picture quality. But the computation load is about 10x that of MPEG-2. This makes it difficult to develop a one-chip solution.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Socionext Introduces High Image Quality, H.264 Full-HD Multi-Channel Codec
- Fraunhofer IIS Makes Full-HD Voice Available for VoIP Apps
- Chips&Media Delivers the Latest Full HD Codec IP Core Coda8550
- videantis announces full HD 1080p video codec IP solution for mobile and consumer devices
- Allegro DVT Announces Availability of Full Compliance Test Suite for Alliance for Open Media's New AV1 Video Codec
Breaking News
- TSMC January 2019 Revenue Report
- Chips&Media paving new road towards 8K with launch of Dual-CORE HEVC+H.264 combined codec IP
- UltraSoC extends on-chip analytics architecture for the age of machine learning, artificial intelligence and parallel computing
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Can MIPS Leapfrog RISC-V?
Most Popular
- Can Arm Survive RISC-V Challenge?
- Next-generation Armv8.1-M architecture: Delivering enhanced machine learning and signal processing for the smallest embedded devices
- Can MIPS Leapfrog RISC-V?
- China's Semi Capex Forecast to be Larger than Europe and Japan Combined in 2018
- SmartDV Unveils SimXL Portfolio of Synthesizable Transactors for Hardware Emulation, FPGA Prototyping Platforms