English
SNOWBUSH Announces Silicon-Proven SerDes IP in TSMC 65nm G+ Process for PCI Express, SATA & Other Serial Standards
TORONTO -- March 13, 2007 -- SNOWBUSH microelectronics today announced the availability of silicon-proven 65nm physical layer (PHY) and Serializer-Deserializer (SerDes) IP cores designed to provide efficient and reliable integration of PCI Express (TM), SATA and other serial standards.
SNOWBUSH's PCI Express and SATA PHYs are compact, low-power, and designed to ensure robust performance in noisy digital ASICs. The PCI Express PHY is intended for 2.5Gbps & 5.0Gbps operation and comes with a PIPE standard interface. The SATA PHY meets the SATA 1.5 & 3.0Gbps and SAPIS interface standards.
SNOWBUSH's 1.0-5.0Gbps multi-standard SerDes macro provides a complete physical media attachment layer for PCI Express, SATA, SAS and Fibre Channel serial interconnects, and supports XAUI, Rapid I/O, Gigabit Ethernet and Infiniband. The programmability and performance of the Snowbush SerDes means it can be quickly customized for other serial standards. "These state-of-the-art PHY and SerDes macros are based on several very successful generations of our SerDes technology platform. Our designs have proven themselves in products shipping in the tens of millions of units. Our unique hybrid analog/digital architecture provides a rich feature set that includes receiver equalization, and achieves low power and area while maintaining robust SoC integration. The portability of this architecture has been confirmed by our rapid first pass success in 65nm," said SNOWBUSH Vice-President of Sales & Marketing, Paul Layman.
The macros include a wide range of BIST features, including an analog test BUS, multiple loop-back modes and a built-in data pattern generator and checker. As with all SNOWBUSH IP macros, they are backed by a unique commitment to design support for integration and customization.
About SNOWBUSH microelectronics
SNOWBUSH microelectronics, a privately held company founded in 1998, is a leading supplier of analog design services and customizable high performance analog IP including a variety of silicon proven high speed SerDes. Combining a large pool of experienced design talent with leading edge analog design practices and best in class project management techniques, SNOWBUSH delivers the critical custom analog circuits needed to meet aggressive project schedules. Please contact SNOWBUSH sales by phone at +1-416-925-5643 x302, by Email at physales@snowbush.com or on the World Wide Web at http://www.snowbush.com.
SNOWBUSH's PCI Express and SATA PHYs are compact, low-power, and designed to ensure robust performance in noisy digital ASICs. The PCI Express PHY is intended for 2.5Gbps & 5.0Gbps operation and comes with a PIPE standard interface. The SATA PHY meets the SATA 1.5 & 3.0Gbps and SAPIS interface standards.
SNOWBUSH's 1.0-5.0Gbps multi-standard SerDes macro provides a complete physical media attachment layer for PCI Express, SATA, SAS and Fibre Channel serial interconnects, and supports XAUI, Rapid I/O, Gigabit Ethernet and Infiniband. The programmability and performance of the Snowbush SerDes means it can be quickly customized for other serial standards. "These state-of-the-art PHY and SerDes macros are based on several very successful generations of our SerDes technology platform. Our designs have proven themselves in products shipping in the tens of millions of units. Our unique hybrid analog/digital architecture provides a rich feature set that includes receiver equalization, and achieves low power and area while maintaining robust SoC integration. The portability of this architecture has been confirmed by our rapid first pass success in 65nm," said SNOWBUSH Vice-President of Sales & Marketing, Paul Layman.
The macros include a wide range of BIST features, including an analog test BUS, multiple loop-back modes and a built-in data pattern generator and checker. As with all SNOWBUSH IP macros, they are backed by a unique commitment to design support for integration and customization.
About SNOWBUSH microelectronics
SNOWBUSH microelectronics, a privately held company founded in 1998, is a leading supplier of analog design services and customizable high performance analog IP including a variety of silicon proven high speed SerDes. Combining a large pool of experienced design talent with leading edge analog design practices and best in class project management techniques, SNOWBUSH delivers the critical custom analog circuits needed to meet aggressive project schedules. Please contact SNOWBUSH sales by phone at +1-416-925-5643 x302, by Email at physales@snowbush.com or on the World Wide Web at http://www.snowbush.com.
|
||||||
Related News
- Cosmic Circuits introduces Silicon-Proven Temperature-Sensor in TSMC 65nm technology
- Denali and NXP Demonstrate Silicon-Proven and Fully Compliant PCI Express 1.1 Solution
- SNOWBUSH announces PCI Express, SATA, SAS and Fibre Channel PHY and SerDes macros in 65nm, 80nm, 90nm and 130nm
- Denali Announces Silicon-Proven PCI Express Design IP Product
- Rambus PCI Express PHY Passes Standard Compliance Testing; Silicon-Proven IP Achieves Five Entries on PCI-SIG Integrators List
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
|
E-mail This Article | 
|
|
Printer-Friendly Page |