MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
IBM starts making Cell processor on 65-nm process
(03/14/2007 8:45 AM EDT)
LONDON — IBM has started making its Cell processor on a 65-nm Silicon-on-Insulator process at its East Fishkill, New York plant, moving from a 90-nm process to achieve higher speeds and lower power.
For the moment the devices in the 65-nm process are targeted at blade servers rather than Sony's PS3 games consoles, and are being made in relatively small volumes.
The Cell Broadband Engine was originally developed in conjunction with Sony Corp. and Toshiba Corp., and is a variant of PowerPC architecture.
E-mail This Article | Printer-Friendly Page |
|
Related News
- IBM, Samsung, Infineon, Chartered describe 65-nm process
- Crolles alliance rolls 65-nm process
- Toshiba, Sony unveil 65-nm embedded memory process
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- SiliconBlue 65-nm FPGAs run on microamps
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024