NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Zetex creates blocks for power-management circuits
![]() |
Zetex creates blocks for power-management circuits
By Peter Clarke, EE Times
May 31, 2000 (10:59 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000531S0010
LONDON Zetex plc (Oldham, England) is developing a range of compiled power-management circuits, including a low drop-out (LDO) regulator and switched capacitor converter, targeted at portable and battery-operated equipment. "We describe this as system-on-a-chip technology for power management," said David Brotton, product line manager at Zetex, an analog semiconductor specialist. "By combining two or more functional blocks in one chip, we can offer a low-cost compact device and reduce component count." Zetex, which operates a bipolar silicon wafer fab, is initially developing the blocks as separate products in a common process technology. The common process will allow the blocks including the LDO, the converter, and a supply voltage monitor to be combined monolithically. "A development of the compiled power-management concept might be to combine several LDOs in one device," said Brotto n. "Depending on system architecture there are significant space savings to be made, especially if you consider that some mobile phones contain four or more LDOs." The supply voltage monitor is available now, and the LDO is due to be available in the second quarter.
Related News
- Cosmic Circuits announces availability of platform for Power Management ASICs
- Cosmic Circuits Announces New IP-cores with "Ready for IBM Technology" Validations
- Onyx Announces RF and Power Management IP Blocks in Jazz Semiconductor RFCMOS Process
- Arasan Announces immediate availability of its SPMI IP (System Power Management Interface)
- SigmaSense Teams Up with Dolphin Design to Deliver Power Efficiency in their Advanced SDC300 Touch Controller
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |