Zetex creates blocks for power-management circuits
Zetex creates blocks for power-management circuits
By Peter Clarke, EE Times
May 31, 2000 (10:59 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000531S0010
LONDON Zetex plc (Oldham, England) is developing a range of compiled power-management circuits, including a low drop-out (LDO) regulator and switched capacitor converter, targeted at portable and battery-operated equipment. "We describe this as system-on-a-chip technology for power management," said David Brotton, product line manager at Zetex, an analog semiconductor specialist. "By combining two or more functional blocks in one chip, we can offer a low-cost compact device and reduce component count." Zetex, which operates a bipolar silicon wafer fab, is initially developing the blocks as separate products in a common process technology. The common process will allow the blocks including the LDO, the converter, and a supply voltage monitor to be combined monolithically. "A development of the compiled power-management concept might be to combine several LDOs in one device," said Brotto n. "Depending on system architecture there are significant space savings to be made, especially if you consider that some mobile phones contain four or more LDOs." The supply voltage monitor is available now, and the LDO is due to be available in the second quarter.
Related News
- Cosmic Circuits announces availability of platform for Power Management ASICs
- Cosmic Circuits Announces New IP-cores with "Ready for IBM Technology" Validations
- Onyx Announces RF and Power Management IP Blocks in Jazz Semiconductor RFCMOS Process
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- GBT Filed a Non-Provisional Patent for Automatic Generation of Integrated Circuits Layout Blocks
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |