English
Dolphin Integration releases its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density
March 30, 2007 -- Dolphin Integration, the Enabler of mixed signal SoCs, has released its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density.
Saving both ultra-low dynamic power and leakage, while maintaining an extremely high density, is a dream of every SoC integrator. With the announcement of its upcoming product, spRAM uLCeHD: URANUS 90LP/GP this Provider is on its way towards fulfilling this paradoxical dream.
It enables traveling with portable devices which demands these three important characteristics. The product is released at once in LP as well as in GP process and available on request at half nodes.
For more information, please visit:
http://www.dolphin.fr/flip/ragtime/90/ragtime_90_ram.html
Saving both ultra-low dynamic power and leakage, while maintaining an extremely high density, is a dream of every SoC integrator. With the announcement of its upcoming product, spRAM uLCeHD: URANUS 90LP/GP this Provider is on its way towards fulfilling this paradoxical dream.
It enables traveling with portable devices which demands these three important characteristics. The product is released at once in LP as well as in GP process and available on request at half nodes.
For more information, please visit:
http://www.dolphin.fr/flip/ragtime/90/ragtime_90_ram.html
|
||||||
Dolphin Design Hot IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- PixArt Imaging selects voltage regulators IPs from Dolphin Integration for its ultra-low power MCU Sensor in 40 nm
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
Breaking News
- M31's 12nm GPIO IP Adopted by C*Core Technology, Powering Innovation in Advanced Process Automotive Chips
- TTTech divests strategic stake in landmark transaction to NXP to fuel future growth with technology investments in core business
- Qualitas Semiconductor and Verisilicon signed a licensing agreement for 4nm PCIe 6.0 PHY IP
- Synopsys Responds to the UK Competition and Markets Authority Provisionally Accepting its Proposed Remedies in Phase 1 Regarding its Proposed Acquisition of Ansys
- Ceva Powers Oritek's Next-Gen ADAS chipsets for Smarter, Safer Electric Vehicles
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- VeriSilicon's Display Processing IP DC8200-FS has achieved ISO 26262 ASIL B certification
- Qualitas Semiconductor and Verisilicon signed a licensing agreement for 4nm PCIe 6.0 PHY IP
- Ansys and Synopsys Announce Agreement with Keysight Technologies for Sale of Ansys PowerArtist
- Synopsys Responds to the UK Competition and Markets Authority Provisionally Accepting its Proposed Remedies in Phase 1 Regarding its Proposed Acquisition of Ansys
|
E-mail This Article | 
|
|
Printer-Friendly Page |