Dolphin Integration releases its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density
Saving both ultra-low dynamic power and leakage, while maintaining an extremely high density, is a dream of every SoC integrator. With the announcement of its upcoming product, spRAM uLCeHD: URANUS 90LP/GP this Provider is on its way towards fulfilling this paradoxical dream.
It enables traveling with portable devices which demands these three important characteristics. The product is released at once in LP as well as in GP process and available on request at half nodes.
For more information, please visit:
http://www.dolphin.fr/flip/ragtime/90/ragtime_90_ram.html
|
Dolphin Integration Hot IP
CLICK - The universal solution of power gating for the whole SoC
Always-on Voice Activity Detection interfacing with analog microphones
Low-BoM, inductor-based buck switching regulator with high efficiency, full PWM ...
Linear regulator with ultra low quiescent current for retention applications, DE ...
Retention Alternative Regulator, combines high efficiency in normal mode and ult ...
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Dolphin Integration launches a 65 nm compiler for Dual Port Register Files reaching the highest density
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
Breaking News
- TSMC January 2019 Revenue Report
- Chips&Media paving new road towards 8K with launch of Dual-CORE HEVC+H.264 combined codec IP
- UltraSoC extends on-chip analytics architecture for the age of machine learning, artificial intelligence and parallel computing
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Can MIPS Leapfrog RISC-V?
Most Popular
- Can Arm Survive RISC-V Challenge?
- Next-generation Armv8.1-M architecture: Delivering enhanced machine learning and signal processing for the smallest embedded devices
- Can MIPS Leapfrog RISC-V?
- China's Semi Capex Forecast to be Larger than Europe and Japan Combined in 2018
- SmartDV Unveils SimXL Portfolio of Synthesizable Transactors for Hardware Emulation, FPGA Prototyping Platforms
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |