RFEL's Mixed Radix cores, adaptable for next generation 3GPP LTE base station applications
However, the building of a highly efficient design requires a lot more than the simple combination of these different length DFTs. The efficiency is achieved through a variety of techniques including complex resource-sharing, twiddle-less DFT combination, efficient twiddle factor generation and efficient complex data re-ordering between radices.
RF Engines Limited (RFEL), the supplier of high performance FPGA-based solutions, is a world leader in the creation of mixed radix cores and have implemented numerous designs for applications in communications and defence systems.
John Summers, RFEL's CEO, explained, "Mixed Radix FFT designs are very difficult particularly where a highly efficient design is required. We've been specialising in FFT technologies for a number of years now and have highly efficient mixed radix solutions available that already have been successfully tested by some of the world's leading basestation manufacturers."
The exact specifications for 3GPP LTE have yet to be ratified, but it's been clear for sometime that mixed radix FFTs will form a fundamental element of the design, and so putting RFEL in a leadership position of being able to provide solutions immediately from its portfolio of licensable IP.
Example of a 1872 Point Mixed Radix Architecture
RF Engines Ltd.
For further information, please see the website at www.rfel.com or contact RF Engines at Innovation Centre, St Cross Business Park, Newport, Isle of Wight, PO30 5WB, Great Britain. Tel +44 (0) 1983 550330. E-mail info@rfel.com
|
Related News
- mimoOn integrates LTE PHY software on Texas Instruments' new system-on-chips for small cell base stations
- Xilinx Releases Industry's First Complete Digital Front-End Design to Accelerate Development of 3GPP LTE Radios for Wireless Base Stations
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- ZTE Corporation Licenses CEVA-XC DSP for LTE TDD/FDD Base Station and Network Infrastructure
- CEVA and Mindspeed to Demonstrate Real-World LTE Small Cell Base Station Technology at 4G World
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |