Altera's Nios II Processor Supported by Vector Informatik's OSEK/VDX-Compliant RTOS for Automotive Applications
FPGA-Based Embedded Processor Supports Europe’s Leading RTOS Standard
San Jose, Calif., April 3, 2007—Altera Corporation’s (NASDAQ: ALTR) Nios® II embedded processor is now supported by Vector Informatik’s osCAN, an OSEK/VDX-compliant real-time operating system (RTOS) for the automotive market, the two companies announced today. With osCAN support, automotive designers can, for the first time, leverage the flexibility of an FPGA-based embedded processor with the knowledge that they will meet the specifications set by Europe’s top automotive manufacturers.
“Automotive applications designers using Altera’s Nios II processor and FPGAs can enjoy the benefits of system integration along with quick, low-cost development of custom features on a standard platform,” said Thomas Geyer of Vector Informatik. “osCAN support will also make it much easier and faster for automotive developers to create a system prototype to support bids for contracts from automotive manufacturers.”
The OSEK/VDX specifications are set by a steering committee led by BMW, DaimlerChrysler, Renault, Volkswagen and other key players in the automotive market, including Vector Informatik. Currently all OSEK/VDX-compliant RTOSs target ASIC devices, limiting the features that designers can build on within their development projects. Created by Vector Informatik, osCAN is a preemptive, real-time, multitasking operating system compliant with the version 2.2 OSEK/VDX operating system standard.
“One of the critical requirements for using embedded processors in the automotive market is the availability of an effective and well-supported OSEK/VDX-compliant operating system like osCAN,” said Tim Colleran, vice president of Altera’s consumer and automotive business unit. “The availability of osCAN for the Nios II processor paves the way for a much broader use of Altera’s programmable solutions in the automotive market.”
About Vector Informatik GmbH
Vector Informatik, headquartered in Stuttgart, Germany, is the leading producer of software tools and components for networking in electronic systems based on CAN, LIN, MOST and FlexRay, as well as a number of CAN-based protocols. Worldwide customers in the automotive, heavy-duty vehicle transport and control engineering fields rely on solutions and products from the autonomous and independently owned Vector Group. For more information visit: www.vector-informatik.com.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Express Logic Delivers ThreadX RTOS Support for Altera's Nios II Embedded Processor
- Altera's DO-254/ED-80 Certifiable Nios II Processor Leveraged in Thales Safety-Critical Avionics System Certified by EASA
- Timesys Delivers a Comprehensive, Low-cost Linux Solution for Altera's Nios II Embedded Processor
- Wind River to Offer Linux Support for Altera's Nios II Embedded Processor
- Altera and SLS Offer Commercially Supported Pre-Packaged uCLinux for Nios II Embedded Processor
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |