Altera's Triple-Speed Ethernet MegaCore Function Successfully Completes UNH-IOL Conformance Testing
San Jose, Calif., April 3, 2007—Altera Corporation (NASDAQ:ALTR) today announced that its Triple-Speed Ethernet MegaCore® function has successfully verified compliance with the IEEE 802.3 specification by the University of New Hampshire InterOperability Laboratory (UNH‑IOL). In addition to the MAC and 1000 BASE-X PCS test suites, the Triple-Speed Ethernet MegaCore function, implemented on Stratix® II and Stratix II GX devices, passed the independent lab’s point-to-point interoperability, auto-negotiation and flow control test suites.
“Devices with Gigabit Ethernet are scaling to support larger, more demanding and varied network architectures,” said Michael Henninger, UNH-IOL Gigabit Ethernet consortium manager. “It’s reasonable to assume that products undergoing thorough testing at a foundational level are better prepared to reliably deliver data across these networks.” The UNH-IOL is devoted to testing and debugging products for interoperability and conformance to standards in various facets of networking. For more information, visit the UNH-IOL website at www.iol.unh.edu.
The Altera® Triple-Speed Ethernet MegaCore function addresses applications ranging from telecom to medical to industrial automation. Customers can utilize Altera’s SOPC Builder system integration tool to accelerate integration of the MegaCore function with the Nios® II embedded processor to build both control and data plane applications.
“UNH-IOL conformance testing of the Triple-Speed Ethernet MegaCore function is a significant milestone in Altera’s continued commitment of enabling customers to rapidly build Ethernet solutions.” said Steve Mensor, senior director, IP and technology marketing at Altera.
Learn More at Embedded Systems Conference Silicon Valley
A demonstration of the Triple-Speed Ethernet MegaCore function will be shown by Altera in booth 1738 during the Embedded Systems Conference (ESC) in San Jose, on April 3 to 6. The Altera booth will also include demonstrations of the Nios II embedded processor, the recently announced Cyclone® III and Stratix III FPGAs, and the latest advances in SOPC Builder system development tools. Additionally, at Altera's open forum area, designers can learn how Altera and their partners offer the ultimate in embedded design versatility.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- inSilicon Launches Triple-Speed Gigabit Ethernet MAC Subsystem for SOC Designs
- UNH-IOL Meets Industry Need for 50, 100, 200 and 400 Gigabit Ethernet Testing Services
- Mobiveil successfully completes RapidIO 3.1 IP (GRIO) interoperability testing with IDT's next generation RXS 50Gbps RapidIO switch
- Mobiveil's UNEX NVM Express IP Passes University of New Hampshire InterOperability Laboratory (UNH-IOL) Testing
- Xilinx's 10GBASE-KR Solution Passes Full Electrical and Protocol Testing for Backplane Applications
Breaking News
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- Exostiv Labs Unveils AMD Versal Adaptive SoC Device Support for Exostiv and Exostiv Blade Platforms
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Synopsys Responds to the European Commission Approving its Proposed Acquisition of Ansys in Phase 1
E-mail This Article | Printer-Friendly Page |