Cardtools enhances NitroVP verification system
Cardtools enhances NitroVP verification system
By Michael Santarini, EE Times
May 31, 2000 (4:33 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000531S0030
SAN MATEO, Calif. Cardtools Systems, an embedded software and EDA tools vendor, has upgraded its NitroVP hardware and software co-design and verification system. Joseph Rothman, president of Cardtools (San Jose, Calif.), said the new NitroVP, version 6.0, offers timing and functional modeling. It also offers high-speed simulation of entire system-on-chip (SoC) designs, a new integrated SoC debugger, language-independent modeling and increased support for multiple processors and multiple instruction set simulators. NitroVP is unique in SoC hardware/software co-design because it was created by an embedded software company, according to Cardtools. Most other offerings have come from traditional hardware-focused EDA vendors such as Mentor Graphics Corp., Cadence Design Systems Inc. and Synopsys Inc. Unlike traditional EDA tools, NitroVP incorporates timing in the functional design of an SoC, Rothma n said. "We wanted to make sure that architecture of the system will depend on the timing of the system," he said. "We used to have timing capabilities on the software side but now we also have added timing to the hardware side to make a much more complete environment." Version 6.0 also allows users to model at low levels as well as high levels of abstraction to create a pseudo-cosimulation where they debug software based on high-level models, Rothman said. Users can now connect multiple types of models in NitroVP's block-based environment, he said. NitroVP incorporates a backplane that links models written in C, C++ or the company's proprietary databook and throughput models. Third-party HDL simulators can also be connected to the environment. NitroVP running on Windows and Unix is priced at $75,000. Search words:
Related News
- CoreHW, in Partnership with Unikie, Introduces a Novel RTLS Technology that Significantly Enhances Power Efficiency and Positioning Accuracy
- Sirius Wireless Partners with S2C on Wi-Fi6/BT RF IP Verification System for Finer Chip Design
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Synopsys Unveils Industry's First Unified Emulation and Prototyping System Addressing Verification Requirements Across the Chip Development Cycle
- Cadence Accelerates Hyperscale SoC Design with Industry's First Verification IP and System VIP for CXL 3.0
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |