VinChip Systems announces USB PHY Verification Services
San Jose, CA. April 9,2007 -VinChip Systems one of the leaders in USB IP licensing announced immediate availability of PHY Verification Services to address the growing need to validate USB PHY before silicon and post tape out
Home grown or third party USB PHY (UTMI/UTMI+/ULPI) can be tested with VinChip Verification IP containing silicon proven VinChip RTL and test environment to identify bugs early in the design . Customers can get full access to VinChip RTL and full test case database as a part of this service. Post silicon customer’s PHY will be tested in VinChip FPGA emulation environment and checked for USB – IF compliance
“Our engagement with early Beta customers helped us to validate our VIP with third party PHY model” commented Murugesan Jeyachandran, VP Engineering VinChip Systems. “VinChip today has successfully interoperated its IP with more than 10 different PHY offerings that are available in the market today” he added
VinChip Systems USB Intellectual Property is being used by more than 60 customers worldwide today. Deliverables include Verilog or VHDL models along with directed and random test bench verification environment. For more information on this service please contact info@vinchip.com
|
VinChip Systems Hot IP
Related News
- VinChip announces USB 3.0 Verification IP for Super Speed USB Devices
- Synopsys Announces Complete SuperSpeed USB IP Solution Consisting of Device Controller, PHY and Verification IP
- VinChip Announces Verification Testbench for Certified Wireless USB
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |