Advantest doubles speed system-on-chip testing with new dynamic handler
Advantest doubles speed system-on-chip testing with new dynamic handler
By Semiconductor Business News
December 13, 2001 (8:38 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011213S0012
TOKYO -- Advantest Corp. has introduced a new dynamic test handler capable of doubling the throughput of high-end logic and system-on-chip testing by performing tests on up to eight devices simultaneously. The maximum throughput of 6,000 devices per hour is twice the capacity of the system's predecessor, Advantest said. The M4541AD employs a new device-handling mechanism and optimizes the motion efficiency of the handler's pickup arm, which helps cut test costs by providing shorter index times and maximizing throughput, said the company, which formally rolled out the new handlers at last week's Semicon Japan trade show. The handler said connects with SoC automatic test systems to support fast manufacturing-line testing, and it can be used together with memory ATE systems, said the Japanese tester supplier. This capability provides a cost-effective solution to distributing the burden of lengthy SoC testing between both system-on-chip and mem ory testers to optimize efficiency--a practice known as "two-pass testing," Advantest said. Advantest said it has also addressed cost issues by reducing the size of the system and increasing the energy efficiency compared to previous models. A heat plate enables testing of chip performance under high temperatures. A new architecture for device interfaces incorporates a new layout unit, which forms an additional layer between the handler and Advantest's existing device interfaces. This makes it possible to adjust the system for different socket arrangements and contact pitches without additional investments for specific IC package configurations, said Advantest. The M4541AD uses a new pressure control mechanism that allows steady, constant pressure on the device, helping to reduce contact fails and thus increase handler reliability, said the company. A motorized pickup arm has made it possible to automatically adjust the arm's stroke and speed, helping prevent devices from cracking and chipping, accor ding to Advantest.
Related News
- Denali Launches New Product to Speed System-On-Chip Verification
- ARC and Global Unichip Partner to Speed Digital Audio System-on-Chip Designs For Greater China's Semiconductor Industry
- Cypress Delivers Programmable System-on-Chip(TM) (PSoC(TM)) with Integrated Full-Speed USB
- Scotland's Alba center gains system-on-chip testing services company
- Advantest's new system-on-chip tester handles fast MPUs, mixed-signal ICs too
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |