English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Xelic Announces Immediate Availability of 10Gb/s Ethernet Rate Adaptation IP Core
Rochester, NY -- April 25th, 2007 -- Xelic, Inc. today announced the immediate availability of their new 10Gb Ethernet Rate Adaptation Core (XCE10GA). The XCE10GA performs rate adaptation through the insertion and removal of complete PCS blocks containing idle characters to provide maximum transparency capability. Optional flow control is provided through the insertion of programmable PAUSE frames in open or closed loop configurations. 10GBASE-R and 10GBASE-W applications are supported with 64B/66B transmission codes transferred at a 10Gb rate using a 64-bit data bus operating at 161.13Mb/s. This core is intended as a host side OTN add-on for Ethernet support. The XCE10GA system side interface mates with the Xelic XCO2 Digital Wrapper framer core to provide a complete 10Gb OTN solution.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
|
||||||
Related News
- Toshiba Announces Immediate IP Subsystem Availability of 10 Gigabit Ethernet for Custom LSI Platforms
- eASIC and Tamba Networks Announce Immediate Availability of 100 Gigabit Ethernet Solution for Data Center, Core and Access Network Switching Applications
- Arasan Announces immediate availability of its SPMI IP (System Power Management Interface)
- Comcores Announces Availability of its Ultra-Compact Ethernet TSN End Station Controller IP for Automotive Networks
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |