NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
WDC announces our Professor's kit
For Immediate Release
WDC ANNOUNCES OUR PROFESSOR'S KIT
MESA, Arizona, June 5, 2000 - The Western Design Center, Inc. (WDC) has created a Professor's Kit that is intended for the professor to create derivative teaching material and information that is optimized for their teaching environment. WDC will provide copyrighted materials and a W65C122S Learning Kit for the professor's use in developing course curriculum using WDC's 65C02 IP.
The W65C122S is a system-chip design that includes encrypted Verilog behavioral models of WDC's W65C02 8-bit MPU, W65C22 I/O, and 256K RAM and 4K ROM modules. The professor can then create derivative teaching materials to distribute, under license, to the student for SOC design. A standard cell library has been created for the memory map logic, On-Chip Bus (OCB) interface and off-chip I/O ring. WDC's standard cells are IO, inverters, NOR gates, and NAND gates. For manufacturing system chips and protection of WDC's IP, WDC has licensed both MOSIS and Tanner Research for dropping in and verifying system chips that reuse WDC IP cores. This is a step in the procurement of system chips from wafer foundries accessed through MOSIS' multiproject and small volume fabrication service. After wafer fabrication, system chips will be provided to the professor, student or researcher who designed the system-chip (SOC). The analysis of the W65C122S system-chip is performed in WDC's W65C134 Developer Board (W65C134DB) as a plug-replacement for WDC's W65C134 microcontroller. The test program is supported by the on-chip monitor, and debug circuitry. When interfacing with industry standard ATE, test vectors are created from the in-circuit test programs when simulated using the Verilog test bench.
WDC suggests the following curriculum for engineering schools:
- Introduction to Microprocessors
- Embedded Systems Design
- System-On-Chip (SOC) design
- SOC manufacturing using multi-project wafers
- SOC analysis
The introduction to microprocessors becomes more valuable and efficient when it features and is coordinated with the microprocessor used in embedded systems and the IP that is later reused in system chips.
The W65C122S Learning Kit is an excellent way for professors to teach and students to learn SOC design. WDC has introduced the Professor's Kit to professors and universities worldwide. Those interested will find information on WDC's WEB site at www.westerndesigncenter.com/professor.html.
Stop by WDC's booth #SV3 in Silicon Village at DAC or the University Booth #2811 for our demo Monday, Tuesday and Wednesday between 3-4 pm.
For more information, please contact Deborah Lamoree at lamoree@westerndesigncenter.com; Jeet Asher at ces@tanner.com; or Wes Hansford at hansford@mosis.org.
# # #
Contact:
THE WESTERN DESIGN CENTER, INC.
2166 E. Brown Rd. Mesa, AZ 85213
Ph 480-962-4545 Fx 480-835-6442
www.westerndesigncenter.comDeborah Lamoree, lamoree@westerndesigncenter.com, WDC
Jeet Asher, Jeet.Asher@tanner.com, Tanner
Wes Hansford, hansford@mosis.org, MOSIS
Related News
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- The Industry's First SoC FPGA Development Kit Based on the RISC-V Instruction Set Architecture is Now Available
- Xylon's MPSoC Multi-Camera Vision Kit Updated
- Synopsys' New ARC HS Development Kit Accelerates Software Development for ARC-based Systems
- Synopsys' New ARC IoT Development Kit Accelerates Software Development for Sensor Fusion, Voice Recognition and Face Detection Designs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |