A panel discusses 65-nm mixed-signal design
(04/20/2007 5:52 AM EDT)
NICE, France -- The demand for analog/mixed-signal intellectual property (IP) blocks has never been greater, especially at the 65-nm process node and below. At a panel discussion at the DATE conference this week in Nice, France, speakers called for a new breed of analog designers who would be able to face the power dissipation constraints, due to the increased leakage, device variability and model accuracy, and new design methodologies and tools for enhanced reliability.
"Today, at the 90-nm process node, we are able to integrate multiple cores on systems-on-chip (SoCs), and the percentage of SoCs with mixed-signal content is growing from about 10 percent in 1998 to about 70 to 80 percent in 2006," declared Georges Gielen, a professor at Katholieke Universiteit in Leuven (Belgium) and moderator of the panel.
The bad message, he continued, is that the productivity of analog designers is quite low. It is estimated at about 1 device per hour compared to thousands of devices per hour on the digital side. Moving to the 65-nm process node and below, he identified new obstacles. The supply chain is dropping. The variability is becoming a problem in analog circuits. And, as we integrate different blocks in the circuit, interferences limit its performance.
E-mail This Article | Printer-Friendly Page |
Related News
- IBM and Chartered Team with Synopsys for Mixed-Signal Connectivity IP at 65 NM
- TSMC Unveils New 65-Nanometer Mixed-Signal and RF Tool Qualification Program
- Synopsys Teams With UMC to Port Mixed-Signal Connectivity IP to 90- and 65-Nanometer Process Technologies
- Synopsys Releases Mixed-Signal PHY IP for SMIC 130-nm Process
- Chipidea, Chartered Collaborate to Offer Advanced Mixed-Signal IP at 65nm
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs