Synopsys' VCS Verilog Simulator Delivers Accurate Gate-level ASIC Simulation to Oki Semiconductor Customers
Synopsys' VCS Verilog Simulator Delivers Accurate Gate-level ASIC Simulation to Oki Semiconductor Customers
MOUNTAIN VIEW, Calif.----May 25, 2000-- Oki Semiconductor and Synopsys, Inc. (Nasdaq:SNPS), reported the adoption of VCS(TM) as the sign-off simulator for Oki's entire range of 0.35 and 0.25 micron ASICs.
Oki customers designing complex, multimillion-gate ASICs now can accurately simulate their designs at the gate-level using Synopsys' VCS version 5.1.
``We are seeing much better performance, accuracy and capacity with VCS on our system-on-a-chip designs,'' said Jamshed Qamar, vice president, engineering department, R&D division of Oki Semiconductor. ``Fast sign-off capability helps meet our customers' critical time to market requirements.''
``Synopsys is pleased with Oki's recommendation of VCS as a sign-off simulator,'' said Ghulam Nurie, vice president of marketing for Synopsys' verification technology group. ``Sign-off means 'quality' and 'confidence', providing a clean verification flow for our mutual customers designing complex, multimillion-gate ASICs.''
Oki's ASIC Products
Oki Semiconductor has a major presence in the ASIC market, with extensive research and development partnerships with leading tool vendors. Oki's family of very deep submicron ASICs meets the industry's need for high-performance, low-cost system-level solutions, fueling the transition to system-on-a-chip (SoC) designs. Oki's ASICs are developed using an innovative platform-based approach that enables higher levels of productivity, reduced cycle time, and lower development risk through the sharing and re-use of intellectual property blocks. Oki's innovative mPlat ASIC platform is the world's first true ARM-based SoC, enabling Oki's customers to develop custom ICs in less time than with conventional ASICs. Information on Oki Semiconductor and its products is available through its web site at http://www.okisemi.com.
About VCS
VCS is the industry's highest performance Verilog simulator. Built on proven native compiled technology, it provides extremely fast simulation without requiring methodology changes. This combination makes VCS ideal for all design cycle phases. Supported by over 150 of the most advanced technology libraries currently available from every major semiconductor vendor worldwide, VCS has consistently obtained the Si2 Library Qualification Seal. VCS supports Open Verilog International and IEEE industry standards, and interfaces to leading third-party verification tools such as hardware/software co-verification, graphical debug and analysis, code coverage and testbench generation.
About Synopsys' Verification Solution
VCS is part of a powerful suite of Synopsys high-level verification products and services which includes Scirocco(TM), high-performance VHDL simulator; Cyclone®/VSS(TM) VHDL simulation; a comprehensive range of proven Logic Modeling® IP models and model development tools for simulation; Synopsys Eaglei® hardware/software co-verification tools; and, VERA(TM) testbench automation and analysis products to help meet the functional verification challenges of complex designs. These tools conform to current industry standards ensuring easy integration with customer design environments. For more information on the Synopsys verification solution, visit the worldwide web at http://www.synopsys.com/verifyit, contact your local Synopsys representative, email verify@synopsys.com, or, in North America, phone 800/346-6335.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS), headquartered in Mountain View, California, creates leading electronic design automation (EDA) tools for the global electronics market. The company delivers advanced design technologies and solutions to developers of complex integrated circuits, electronic systems, and systems on a chip. Synopsys also provides consulting and support services to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com.
Synopsys, Logic Modeling, Cyclone and Synopsys Eaglei are registered trademarks and Scirocco, VCS, VSS, and VERA are trademarks of Synopsys, Inc. All other trademarks mentioned in this release are the intellectual property of their respective owners.
Contact:
Synopsys, Inc.
Brenda Westcott, 650/584-1331
brenda@synopsys.com
or
KVO Public Relations
LeAnne Frank, 503/221-7403
leanne_frank@kvo.com
or
Oki Semiconductor
Mary Morrison, 408/737-6331
morrison@okisemi.com
Related News
- DeFacTo Unveils New Design for Test Product that Eliminates Need for Gate-level Scan; Creates Industry's First High-level DFT Sign-off Methodology
- Synopsys IC Compiler II Delivers First-Pass Silicon Success for Graphcore's Multi-Billion Gate AI Processor
- Synopsys' CustomSim Delivers 2X Circuit Simulation Speed-up
- Synopsys' Galaxy Design Platform Delivers Over 30% Leakage Power Reduction for Fujitsu Semiconductor's ARM-Powered Multi-Core
- Imperas Delivers QuantumLeap Simulation Synchronization - Industry's First Parallel Virtual Platform Simulator
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |