English
Duolog Technologies announces the release of BitWise, its powerful SPIRIT compliant register management tool
Dublin, Ireland -- 17 May 2007 -- Duolog Technologies, a leading provider of innovative Electronic System Level Design tools, today announced the release of BitWise, a high performance and flexible environment for capturing and generating register and memory map information for large SoCs. Duolog Technologies is headquartered in NovaUCD, the Innovation and Technology Transfer Centre.
“Duolog has been busy with developing BitWise as part of the larger Socrates Framework,” commented Ray Bulger CEO, “Our open standards approach makes it easy to integrate our tool suite into any customer design flow. BitWise helps significantly reduce the number of design bugs, development cost and time to market for our customers.”
BitWise enables SoC verification and embedded SW tasks to take place concurrently. It provides SW engineers with an auto generated programmer’s manual that is in sync with the HW at all stages of the SoC development. The programmer’s manual contains all register and memory map information for the SoC. In addition, BitWise also provides automatically generated test-cases for the SoC verification and validation teams.
Loic Le Toumelin EDA Manager at TI France said “At TI we have been using Duolog’s fast track solutions for the past 3-4 years resulting in very significant reductions in SoC design times.” He added, “We are now transitioning over to BitWise and the Socrates framework and anticipate that our design cycle reductions will accelerate.”
BitWise accelerates the SoC design flow by allowing SoC Design/Verification and SW engineering teams to collaborate early on. The communication mechanism is through common intersection areas of both disciplines; SoC registers and memory maps. BitWise is an integral part of the SOCRATES framework, an SoC/IP capture and integration platform which utilises the IP-XACT 1.2 standard of the SPIRIT Consortium.
More product information is available at: http://www.duolog.com/documents/Bitwise-Socrates_v1.0.pdf
About Duolog
Duolog Technologies has offices in NovaUCD (Dublin), Galway (Ireland) and Budapest (Hungary). Duolog offers Socrates a tool suite which enables the rapid and effective System-on-Chip integration of our clients’ complex designs. In addition to BitWise outlined above, the tool suite also provides IO Assembly, Interface specification and Connectivity solutions for SoC designs. Socrates has been developed using the open Eclipse framework which delivers a highly extensible, flexible and robust tool suite. Rapid prototyping solutions and custom tool development services are also provided to our clients. Further information visit www.duolog.com.
“Duolog has been busy with developing BitWise as part of the larger Socrates Framework,” commented Ray Bulger CEO, “Our open standards approach makes it easy to integrate our tool suite into any customer design flow. BitWise helps significantly reduce the number of design bugs, development cost and time to market for our customers.”
BitWise enables SoC verification and embedded SW tasks to take place concurrently. It provides SW engineers with an auto generated programmer’s manual that is in sync with the HW at all stages of the SoC development. The programmer’s manual contains all register and memory map information for the SoC. In addition, BitWise also provides automatically generated test-cases for the SoC verification and validation teams.
Loic Le Toumelin EDA Manager at TI France said “At TI we have been using Duolog’s fast track solutions for the past 3-4 years resulting in very significant reductions in SoC design times.” He added, “We are now transitioning over to BitWise and the Socrates framework and anticipate that our design cycle reductions will accelerate.”
BitWise accelerates the SoC design flow by allowing SoC Design/Verification and SW engineering teams to collaborate early on. The communication mechanism is through common intersection areas of both disciplines; SoC registers and memory maps. BitWise is an integral part of the SOCRATES framework, an SoC/IP capture and integration platform which utilises the IP-XACT 1.2 standard of the SPIRIT Consortium.
More product information is available at: http://www.duolog.com/documents/Bitwise-Socrates_v1.0.pdf
About Duolog
Duolog Technologies has offices in NovaUCD (Dublin), Galway (Ireland) and Budapest (Hungary). Duolog offers Socrates a tool suite which enables the rapid and effective System-on-Chip integration of our clients’ complex designs. In addition to BitWise outlined above, the tool suite also provides IO Assembly, Interface specification and Connectivity solutions for SoC designs. Socrates has been developed using the open Eclipse framework which delivers a highly extensible, flexible and robust tool suite. Rapid prototyping solutions and custom tool development services are also provided to our clients. Further information visit www.duolog.com.
|
||||||
Related News
- Intune Networks selects Duolog’s Bitwise register management tool
- Agnisys IncEDA startup announces innovative tool for register management of IP and SoCs
- Duolog Technologies Provides OCP-IP Members Powerful OCP Transaction Analysis Tool
- Imagination announces powerful new capabilities in PVRTune performance analysis tool for PowerVR GPUs
- Aldec delivers DO-254 Compliant Templates and Checklists with the latest release of Spec-TRACER
Breaking News
- Sondrel appoints Gareth Jones as VP ASIC
- Accenture Completes Acquisition of XtremeEDA to Expand Silicon Design Capabilities in Canada and US
- Xiphera's first financing round successfully completed
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
- 2022 a Focus for 12-inch Capacity Expansion, 20% Annual Growth Expected in Mature Process Capacity, Says TrendForce
Most Popular
- Weebit Nano tapes out ReRAM demo chip to SkyWater foundry
- Intel Foundry Services Forms Alliance to Enable Design in the Cloud
- Samsung Begins Chip Production Using 3nm Process Technology With GAA Architecture
- Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
|
E-mail This Article | 
|
|
Printer-Friendly Page |