TSMC Announces Active Accuracy Assurance Initiative
Hsinchu, Taiwan - June 4, 2007 - Taiwan Semiconductor Manufacturing Company, Ltd. (TSE: 2330, NYSE: TSM) today announced its Active Accuracy Assurance initiative, a comprehensive design-based program that will achieve new levels of accuracy for TSMC’s advanced process technologies. The initiative provides an on-going evolution of accuracy standards for all stages of the design and manufacturing value chain.
The new set of standards are developed through careful characterization, validation and co-optimization of critical sub-circuit building blocks that are closely coupled with TSMC’s process technology. TSMC design ecosystem partners who comply with these standards can provide assurance to designers that they can optimize their designs by reducing guard banding and avoiding overdesign. Designers working with EDA tools compliant with the initiative increase their prospects for first-time silicon success with lower costs and quicker time to market.
TSMC’s Active Accuracy Assurance initiative was started by data-mining TSMC’s own vast accumulation of manufacturing data. TSMC shares this data with EDA vendors and other ecosystem partners, who can then develop their own methodology in compliance with accuracy assurance standards. IP and library partners can use this data to enhance their IP performance, shorten their IP development cycle and deliver higher quality products to meet accuracy assurance standard. Design service partners, likewise, can derive from the same principle to ensure their service output comply with the standards that eventually delivers consistent quality benefit to the customers.
“TSMC’s Active Accuracy Assurance initiative provides higher standards of accuracy that are critical to achieve silicon success with 45nm and other advanced process technologies,” said Kuo Wu, deputy director of design service marketing at TSMC. “The initiative provides assurance to designers that they can maximize the performance of their designs without having to compensate or ‘guard band’ for unforeseen variations in the manufacturing process.”
TSMC’s Active Accuracy Assurance initiative is a broad program that encompasses all components of the design ecosystem. It provides standards of accuracy for all TSMC partners, including EDA vendors, IP providers and library developers, and Design Center Alliance (DCA) partners. TSMC applies the same standards to tools, building blocks, and technologies, including TSMC’s Reference Flow 8.0, design for manufacturability (DFM) tools, process design kits (PDK), design support, and backend services.
About TSMC
TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry industry’s largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company’s total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please visit http://www.tsmc.com.
|
Related News
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Atrenta and TSMC IP Quality Initiative Gains Broad Industry Acceptance
- Magma's Quartz Physical Verification Software Used by TSMC on Complex 28-nm Product Qualification Vehicle Test Chip -- Delivers Sign-Off Accuracy Along With Required Performance and Capacity
- TSMC Selects Legend's Model Diagnoser for Standard Cell Library Quality Assurance
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |