English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
New CEO guides Bluespec's changing strategy
Richard Goering, EE Times
(06/12/2007 7:35 PM EDT)
As electronic system level (ESL) synthesis provider Bluespec Inc. broadens its focus by adding design services and intellectual property (IP), the company is adopting new leadership as well. Bluespec announced Tuesday (June 12) that Charlie Hauck, formerly the company's vice president of engineering, has been named Bluespec president and CEO.
Hauck replaces Shiv Tasker, who will remain active with the company as Bluespec chairman. "The change in CEO comes along with a broadening of strategy," Tasker said. "We're moving away from point-tool ESL synthesis to more of an ESL environment."
Bluespec, founded in 2003, sells the Bluespec Compiler, a synthesis tool that can take either SystemVerilog or SystemC input and produce synthesizable RTL code. It promises a 50 percent reduction in time to a verified design. But the startup wasn't getting the traction it wanted through point tool sales alone, so it started looking at more complete ESL design environments. In February 2007, Bluespec introduced the AzureIP Foundation Library, a set of parameterized IP blocks for use with the Bluespec Compiler.
(06/12/2007 7:35 PM EDT)
As electronic system level (ESL) synthesis provider Bluespec Inc. broadens its focus by adding design services and intellectual property (IP), the company is adopting new leadership as well. Bluespec announced Tuesday (June 12) that Charlie Hauck, formerly the company's vice president of engineering, has been named Bluespec president and CEO.
Hauck replaces Shiv Tasker, who will remain active with the company as Bluespec chairman. "The change in CEO comes along with a broadening of strategy," Tasker said. "We're moving away from point-tool ESL synthesis to more of an ESL environment."
Bluespec, founded in 2003, sells the Bluespec Compiler, a synthesis tool that can take either SystemVerilog or SystemC input and produce synthesizable RTL code. It promises a 50 percent reduction in time to a verified design. But the startup wasn't getting the traction it wanted through point tool sales alone, so it started looking at more complete ESL design environments. In February 2007, Bluespec introduced the AzureIP Foundation Library, a set of parameterized IP blocks for use with the Bluespec Compiler.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation