MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
NEC Chooses Altera Stratix II GX FPGAs for New ExpEther Interface Technology
SAN JOSE, Calif. -- June 18, 2007 -- Altera Corporation (Nasdaq: ALTR) announced today that Tokyo-based NEC System Platforms Research Laboratories has selected Altera's transceiver-based Stratix(R) II GX FPGAs and Nios(R) II embedded processor for implementing its new high-speed ExpEther interface. ExpEther is a PCI Express (PCIe)-to-Gigabit Ethernet (GbE) interface that makes data transfer on PCIe available via the GbE networking protocol. It extends the internal bus connection to LAN-connected devices and facilitates system expansion, meeting requirements for next-generation networked platforms.
NEC's goal was to rapidly develop a compact, custom implementation of this high-speed interface applicable across many products, such as communications systems, computers and servers. Using the Stratix II GX FPGA enabled NEC to design the ExpEther interface with a single device. Stratix II GX FPGAs deliver more high-speed transceiver ports, ample logic gates for communications and computer systems, and needed features for control management with implementation of Nios II soft core processors,
"We had many technical challenges to overcome in order to develop our ExpEther interface technology," said Toshiyuki Kano, general manager of NEC System Platforms Research Laboratories. "Only Stratix II GX FPGAs met our key criteria: abundant logic gates, reliable performance of high-speed transceivers with low power, flexibility and overall high-performance. That is why we selected Stratix II GX FPGAs."
"NEC's ExpEther platform demonstrates how leading-edge developers leverage FPGAs to quickly capture design opportunities and extend their value to popular interfaces and protocols in new applications," said Arun Iyengar, senior director of Altera's communications business unit. "Altera's robust offerings for PCI Express, Gigabit Ethernet and other system-building blocks play a crucial role in enabling these types of applications. With the recognized signal integrity, performance leadership and ease-of use of our transceiver-based FPGAs, we deliver complete, high-value solutions to our communications systems customers."
About Stratix II GX Family
Stratix II GX FPGAs, with embedded transceivers, feature up to 132,000 equivalent logic elements (LEs), giving designers ample logic resources to implement multiple protocols or highly complex intellectual property (IP). This enables designers to address multiple markets and customer requirements cost-effectively with a single device. In addition, up to 20 fully functional multi-gigabit transceivers make it ideal for PCIe bridging and multiple-port line card applications. For more information about Stratix II GX FPGAs, visit http://www.altera.com/stratix2gx.
See ExpEther Demonstrated
The NEC ExpEther interface was presented at Interop Tokyo 2007 at Makuhari Messe from Wednesday, June 13 through Friday, June 15, 2007. It will also be demonstrated at the HOT CHIPS Symposium on High-Performance Chips from Sunday, August 19 through Tuesday, August 21 at Stanford University, USA.
About Altera
Altera(R) programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at http://www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Provides 50-Gbps SFI-5 Interface on Stratix II GX FPGAs
- Harris Chooses Altera Stratix II GX FPGAs for New Multi-Format Broadcast Router Line
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
- Harris Corporation Selects Altera Stratix II GX FPGAs for Platinum Line of Routing Switchers
- Altera Ships Production-Qualified Stratix II GX FPGAs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |