Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
PLDA Breakthrough Demonstration of PCIe Gen 2 in Working Silicon Achieves Industry's Highest Throughput
High level of data throughput enables the next generation of high-speed computing
SAN JOSE, Calif. -- June 27, 2007 -- PLDA, the industry leader in the high-speed bus IP market, recently demonstrated a complete system using its industry-leading PCIe Gen 2 XpressRich IP. The PLDA demonstration showcased throughput numbers almost double that of solutions used in previous industry demonstrations.
The PLDA PCIe Gen 2 demo was run on a server platform featuring next generation processors from the industry leading processor manufacturer. Using a hardware prototyping board, the demo performed extensive DMA transfer to the server memory (simultaneous write & reads) while throughput measurement software displayed the actual throughput of functional data. During the demo, the PCIe link was established at 5 GHz and some of the industry’s best known companies were able to see measured simultaneous throughput of 350 MB/s (write to the server memory) and 380 MB/s (read to server memory). Read-only and Write-only throughput is a bit higher, achieving about 80% of the maximum theoretical throughput. This is in direct contrast to other recent demos that were able to validate PCIe Gen 2 at only Gen I throughput.
“Our customers are on a constant quest for faster throughput for their critical applications,” stated Stephane Hauradou, PLDA’s CTO. “Customers that attended the demo commented that the PLDA solution was able to produce much higher transfer rates than they have typically seen, validated for them real time, on screen. The PLDA PCIe Gen 2 IP can provide a huge competitive advantage for companies looking to produce the fastest systems on the market.” Companies interested in a private demo are encouraged to contact PLDA.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA interfacing solutions for the PCI Express, PCI-X, PCI and derivative protocols. The company offers complete solutions, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
Founded in 1996 and profitable since its inception, PLDA is privately owned. The company maintains offices in California and France, and has a strong international Distributor's network. For additional information about PLDA, please visit http://www.plda.com.
|
Related News
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
- PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
- PLDA Announces the Industry's First True Look at PCIe Gen 2
- Microsemi Announces Sampling of Industry's Highest Performing Enterprise Gen 4 PCIe Controller
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |