Xilinx Delivers ISE WebPACK 9.2i - Offering Expanded Support for Latest 65nm Virtex-5 FPGAs
Free, downloadable design solution now offers Microsoft Windows Vista Support
July 10, 2007, SAN JOSE, Calif. – Xilinx, Inc. today announced immediate availability of Integrated Software Environment (ISE™) WebPACK™ 9.2i- the latest version of the company’s free downloadable programmable logic design suite. The 9.2i version includes all the features and enhancements of Xilinx ISE Foundation™ 9.2i software with full support for optional embedded, digital signal processing (DSP) and real-time debug design flows. ISE WebPACK 9.2i software expands development options for FPGA designers with support for Microsoft Windows Vista. ISE WebPACK 9.2i is the only complete FPGA design suite offering a free, downloadable solution, with RTL simulation, for Microsoft Windows Vista as well as Microsoft Windows XP and Linux.
This latest release includes enhanced support for the company’s leading 65nm Virtex™-5 FPGAs with the addition of three new devices; the Virtex-5 LX30T, LX50, and LX50T. The 9.2i release also includes support for the company’s latest high volume Spartan-3 generation FPGAs including the DSP optimized Spartan-3A DSP platform FPGA. In total, ISE WebPACK 9.2i provides support for ten additional Xilinx FPGAs.
Delivering all the Features of ISE Foundation Software
ISE WebPACK 9.2i offers all the features of the recently announced 9.2i ISE Foundation software including algorithmic improvements to reduce memory usage by an average of 27 percent. These memory reductions provide users with greater flexibility and allow designers to increase the size of targeted FPGAs. To simplify multi-rate DSP designs with a large number of clocks typically found in wireless and video applications, ISE 9.2i software features breakthrough advancements in place and route and clock algorithms offering up to a 15 percent performance advantage.
ISE 9.2i software is powered by Xilinx® SmartCompile™ technology, which cuts implementation runtimes by up to 6X while maintaining exact design preservation of unchanged logic. ISE SmartCompile Technology allows a wide range of designers to meet performance goals with greater certainty and reach design closure in less time.
Pricing and Availability
ISE WebPACK 9.2i software is now available for free immediate download at www.xilinx.com/ise/webpack. Offering the most-complete zero cost design environment to the company’s rapidly growing base of over 300,000 FPGA and CPLD designers, ISE WebPACK 9.2i provides support for the CoolRunner™-II family of CPLDs as well as select Spartan-3 Generation, Virtex-4 and Virtex-5 FPGA devices. Visit www.xilinx.com/ise/webpack for a complete list of supported devices.
About Xilinx
Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers PlanAhead 9.1 Design Suite - Extends Performance Advantage of 65nm Virtex-5 FPGAs
- Xilinx Announces ChipScope Pro 9.1i Software - Extending Serial I/O Debug Capabilities to Support 65nm Virtex-5 LXT FPGAs
- Xilinx Delivers ISE 8.2i - A Complete Logic Design Solution For The New 65nm Virtex-5 FPGA Family
- Expanded VPX DSP offering with two more products based on the Freescale MPC8641D and Xilinx Virtex-5 FPGAs
- Xilinx Delivers ISE 9.2i With Lower Memory Requirements and New Operating System Support
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |