32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
GDA announces the availability of PCI Express Gen 2 Controller (GPEX-2) IP
"GDA's has been in the forefront of providing the most flexible IP solution to its customers for over 5 years", said Ravi Thummarukudy, VP and General Manager of IC and IP division at GDA. "GDA’s exhaustive verification methodology and interoperability testing with leading PHY IP minimizes risk and reduces time to market for our customers who are designing high performance Gen 2 based products."
GPEX-2 is part of the GDA's PCI Express (GPEX) family of PCI Express IP solutions which has been in production for over 3 years. The IP has the distinction of having maximum number of entries in the PCI Express integrators list, demonstrating compliance with PCISIG testing and universal interoperability with Industry standard PCI Express solutions. The new PCI Express Gen 2 version is compatible with the earlier version of the GPEX IP which will allow smooth transition of existing designs. GDA also offers customization and integration design services for all the IP.
The GPEX-2 flexible backend architecture allows for easy integration into wide range of applications. The IP is feature rich, highly flexible, scalable, configurable and timing friendly design. It supports wide range of data widths (32, 64,128) and configurable lanes (x1,x2,x4,x8 and x16), and is independent of application logic, PHY designs, implementation tools and target technology. The IP is an exhaustively verified solution which has been fully tested against design specific and protocol compliance checklist.
The comprehensive directed and random tests ensure a very high coverage. The IP is verified with leading PCI Express verification IP’s and the verification environment can be configured to run with all the major simulators. The reusable block level verification environment and the formal verification methodology enhance the quality of verification process and add more confidence to the design verification. The GPEX-2 IP leverages years of GDA’s experience in creating reusable IP such as Ethernet MAC (10/100/1G and 10G), Rapid IO (both serial and parallel), SPI4.2 and Hypertransport.
About GDA Technologies:
GDA Technologies is a leading Electronic Design Services (EDS) and Silicon Intellectual Property (SIP) solution provider for the Embedded, Networking, and Consumer Electronics Market. GDA is part of the L&T Infotech Product Engineering Services (PES) offerings, which aims to provide end-to-end product design capability to its customers. GDA is headquartered in San Jose, CA, with satellite design centers in Boston, Sacramento, Chennai, Kochi, and Bangalore.
GDA has developed many high performance IP cores for computer and networking interfaces including HyperTransport, 10 Gigabit Ethernet MAC, and SPI4.2. Additionally, GDA designs systems, boards, SoCs, ASICs, and FPGA's from concept to product levels. The company has successfully developed IPs and products in the areas of high-speed handheld embedded solutions, digital video applications, Internet appliances, voice and data networking applications, and non-form factor PC architectures. For more information, visit www.gdatech.com/Index_IP_new.shtml.
GDA is a reseller and integrator of Rambus digital core intellectual property (IP) products, which include a complete line of controller cores for PCI Express, Ethernet, SPI4.2 and RapidIO implementations. All core architectures are highly configurable and tailored to optimize link utilization and latency while minimizing power consumption and silicon footprint. The PCI Express cores support standard versions 1.1 and 2.0 and include end point, root complex, hybrid (root complex and end point), switch port, and entire switches. Bridge interfaces to standard on-chip buses such as AHB and AXI are also available. GDA and Rambus work closely together to meet customers’ accelerated time-to-market needs by utilizing Rambus’ leading IP solutions and GDA's comprehensive design services.
|
GDA Technologies Hot IP
Related News
- ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
- GDA Demonstrates its PCI-Express Gen 2 Controller (GPEX-GEN2) at 5Gbps for High Performance Applications
- MoSys Announces Availability of 40nm PCI Express 2.0 PHY
- Gennum's Snowbush IP Group Enables Proliferation of PCI Express Gen 2 Products With Industry's First 9-Port Switch IP Block
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |