Salamander Error Correction announces 1 Gbps Viterbi decoder
San Diego, Calif. -- August 22, 2007 -- Salamander Error Correction, a division of Komodo Industries, Inc, announced today the availability of the SALxx304d, a very high speed (1 Gbps) Viterbi decoder for telecommunications and high speed wireless networking applications. The device implements the defacto industry standard constraint length 7, rate 1/2 transparent code, which is well suited to channels with predominantly Gaussian noise. The device is available as Verilog source code, and as a netlist for Xilinx FPGAs. Several additional Viterbi decoder devices addressing different markets and even higher throughput are expected to be announced shortly.
A Viterbi decoder is a signal processing component, found in virtually all wireless telecommunications and networking products, which greatly aids in achieving reliable communication in the presence of signal loss and interference. The amount of processing required, and the inherently serial nature of the Viterbi decoding algorithm limit most Viterbi decoders to a sustained throughput of about 50 Mbps, maximum, and typical devices operate in the 1 Mbps range. The newly announced devices from Salamander Error Correction use various architectural innovations to achieve significantly higher sustained data rates. The new high speed devices compliment a broad range of Viterbi decoder products already offered by Salamander.
"Our goal has always been to provide a wide range of very specific, targeted products, to address our customer’s cost/performance tradeoff as accurately as possible," said John Boynton, President of Salamander Error Correction. "Our very high speed Viterbi decoder devices are targeted at the most demanding high speed wireless applications, at sustained throughput rates of 1 Gbps and above."
By their very nature, wireless communication systems are inherently unreliable. As wireless applications mature, the need for more reliable communications at higher speeds and lower power continues to increase. The emerging Ultra Wide Band (UWB) specification, for example, calls for wireless communication at 480 Mbps. "The expectation of wireless internet and rich media on demand is growing, and high speed error correction is critical to the reliable delivery of next generation applications to consumers," said Mr. Boynton.
About Salamander Error Correction:
Salamander Error Correction, a division of Komodo Industries, Inc., designs and markets Verilog IP modules for the telecommunications and data storage industries. The company is located in San Diego, California. Their website is located at www.salamander-ecc.com.
|
Related News
- Creonic Celebrates 1,000 Downloads of its Open Source Viterbi Decoder IP Core
- Salamander announces performance-optimized SystemC models
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
- IPrium releases 100 Gbps Polar Encoder and Decoder
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |