China's First Digital TV Broadcast Standard Launched on Altera's Stratix II FPGA
IP Core for DTMB Terrestrial/Mobile Head End Modulation Standard Developed Using the Stratix II FPGA
San Jose, Calif., September 4, 2007—Altera Corporation (NASDAQ: ALTR) today announced its Stratix® II high-performance FPGAs were used by Tsinghua University to develop China’s recently ratified Digital Multimedia Broadcast – Terrestrial (DTMB, also referred to as DMB-TH) national digital television broadcast standard. The DTMB standard became the mandatory terrestrial TV signal for Chinese broadcasters on August 1, 2007.
The digital video modulation intellectual property (IP) in the standard will be used by all digital TV system suppliers providing video transport equipment to broadcasters in China . Supported by China’s State Administration of Radio, Film and Television (SARFT), the terrestrial DTMB standard (GB20600-2006) delivers digital television signals to fixed television sets and mobile televisions found on public transportation.
The DTMB standard uses both time-domain synchronous orthogonal frequency-division multiplexing and vestigial sideband multiplexing. The Stratix II FPGAs are optimal for the standard because the devices include all the logic, digital signal processing (DSP) blocks and memory required for the application’s complex signal processing requirements.
“This new technology is ideally implemented on FPGAs,” said Dr. Pan, vice director at Tsinghua University. “Altera’s support and design tools easily allowed us to bring our innovative algorithms to market.”
The Stratix II FPGA’s architecture provides the system’s timing structure, channel coding and forward error correction. The flexibility of the Stratix II FPGA also allows the modulator to support data rates from 4.813 Mbps to 32.48 Mbps for both standard-definition (SD) and high-definition television (HDTV).
“Tsinghua DTV is one of the major contributors to the DTMB standard, and by adopting this solution, it enables us to focus on system-level development, which reduces the design time and cost,” said Mr. Liu Ning, vice engineer in chief of Beijing Gigamega Electronics Co., Ltd. “This will shorten our time to market, reduce system costs and create a competitive edge for us in this highly competitive market.”
For more information on Altera’s broadcast solutions, please visit http://www.altera.com/end-markets/broadcast/bro-index.html.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
- PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
- New Release of Altera's DSP Builder Accelerates Stratix II and Cyclone II FPGA-Based DSP Designs
- Altera Quartus II Software v14.1 Enables TFLOPS Performance in Industry's First FPGA with Hardened Floating Point DSP Blocks
- Intilop Releases Altera's Stratix IV/V FPGA platform with their 16K Concurrent-TCP-Session Hardware Accelerator
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |