H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
Dolphin Integration announces the availability in September 2007 of Third Generation Schematic Link EDitor, named SLED
In order to further innovate toward such designers’ productivity improvements, they are launching SLED as hierarchical capture system of the third generation, which delivers the long-awaited dual capability for Graphic Entry and Scriptability at once.
Compared to current solutions, SLED is both framework independent and open to bridging with EDA tools: it maximizes interoperability at different levels of the design chains.
Benefiting from Dolphin’s long-lasting experience in Missing EDA Links solutions, SLED is the solution of choice for all design teams needing an integrated, open and extensible front-end capture and optimized for multi-level, multi-domain simulation with SMASH.
More information on http://www.dolphin-integration.com/medal/sled/sled_overview.php
|
Dolphin Design Hot IP
Related News
- Dolphin Integration accelerates its Mixed-Signal Front-End Design Solutions
- DOLPHIN Integration upgrades SLED and SMASH delivering block-busting innovation
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |