Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Dolphin Integration announces the availability in September 2007 of Third Generation Schematic Link EDitor, named SLED
In order to further innovate toward such designers’ productivity improvements, they are launching SLED as hierarchical capture system of the third generation, which delivers the long-awaited dual capability for Graphic Entry and Scriptability at once.
Compared to current solutions, SLED is both framework independent and open to bridging with EDA tools: it maximizes interoperability at different levels of the design chains.
Benefiting from Dolphin’s long-lasting experience in Missing EDA Links solutions, SLED is the solution of choice for all design teams needing an integrated, open and extensible front-end capture and optimized for multi-level, multi-domain simulation with SMASH.
More information on http://www.dolphin-integration.com/medal/sled/sled_overview.php
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration accelerates its Mixed-Signal Front-End Design Solutions
- DOLPHIN Integration upgrades SLED and SMASH delivering block-busting innovation
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |