S1 Core updated to OpenSPARC T1 version 1.5
September 10, 2007 -- One year after the first release, Simply RISC has updated the S1 Core design to make use of version 1.5 of the Verilog sources contained into the OpenSPARC T1 environment released by Sun Microsystems.
The environment has been updated too, and now it contains scripts that support the use of three different "flavors" of the S1 Core:
S1 Core version | Mnemonic | Description | Spartan-3E Area (*) | Virtex-5 Area (**) |
---|---|---|---|---|
S1 Core EE | Elite Edition | Four threads, usual 16K+8K L1 caches | 104K LUTs | 60K LUTs |
S1 Core SE | Single-thread Edition | One thread, usual 16K+8K L1 caches | 69K LUTs | 40K LUTs |
S1 Core ME | Memory-less Edition | One thread, no L1 caches | 52K LUTs | 37K LUTs |
(*) Number of 4 input LUTs on Spartan-3E devices, pre-Place-and-Route, obtained with provided push-button script
(**) Number of Slice LUTs on Virtex-5 devices, pre-Place-and-Route, obtained with provided push-button script
The numbers above clearly show that the S1 Core will not fit into any existing Spartan device; if you really plan to use FPGA technology you might consider using a Virtex 4 or 5 device with at least 100K LUTs.
|
Related News
- Saifun Board of Directors Authorizes the Repurchase of Up to 1.5 Million of Saifun Ordinary Shares
- MataiTech LLC Includes OpenCores IP with an Update of its EDA Tool NAUET 1.5
- Jennic receives £1.5 million DTI grant to fund further growth
- FSA Announces Fabless Fundings Total $1.5 Billion From Q1 Through Q3 2004
- The SPIRIT Consortium Approves IP-XACT Version 1.5
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |