S1 Core updated to OpenSPARC T1 version 1.5
September 10, 2007 -- One year after the first release, Simply RISC has updated the S1 Core design to make use of version 1.5 of the Verilog sources contained into the OpenSPARC T1 environment released by Sun Microsystems.
The environment has been updated too, and now it contains scripts that support the use of three different "flavors" of the S1 Core:
S1 Core version | Mnemonic | Description | Spartan-3E Area (*) | Virtex-5 Area (**) |
---|---|---|---|---|
S1 Core EE | Elite Edition | Four threads, usual 16K+8K L1 caches | 104K LUTs | 60K LUTs |
S1 Core SE | Single-thread Edition | One thread, usual 16K+8K L1 caches | 69K LUTs | 40K LUTs |
S1 Core ME | Memory-less Edition | One thread, no L1 caches | 52K LUTs | 37K LUTs |
(*) Number of 4 input LUTs on Spartan-3E devices, pre-Place-and-Route, obtained with provided push-button script
(**) Number of Slice LUTs on Virtex-5 devices, pre-Place-and-Route, obtained with provided push-button script
The numbers above clearly show that the S1 Core will not fit into any existing Spartan device; if you really plan to use FPGA technology you might consider using a Virtex 4 or 5 device with at least 100K LUTs.
|
Related News
- S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor, easily synthesized for Virtex-4
- Hitachi and Renesas Technology Develop 1.5-V Low-Power, High-Speed Phase Change Memory Module for On-Chip Nonvolatile Memory Applications
- Saifun Board of Directors Authorizes the Repurchase of Up to 1.5 Million of Saifun Ordinary Shares
- Simply RISC ships the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems
- MataiTech LLC Includes OpenCores IP with an Update of its EDA Tool NAUET 1.5
Breaking News
- Alphawave IP and Verisilicon Expand Partnership with $54M Multi-Year Exclusive Subscription Reseller Agreement for China Market
- BrainChip Inc. and NaNose Medical Successfully Detect COVID-19 in Exhaled Breath with Fast High-Accuracy Results
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- Palma Ceia SemiDesign Announces Nicky Wilkinson as Director IC Engineering
- Rambus and AMD Extend Patent License Agreement
Most Popular
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- CEVA's MotionEngine Smart TV Software Comes to More Smart TV brands via LG webOS
- North American Semiconductor Equipment Industry Posts January 2021 Billings, Topping $3 Billion for First Time
- Andes Technology and Rambus Collaborate to offer Secure Solution for MCU and IoT Applications
- SiPearl and Open-Silicon Research Collaborate to Accelerate Custom Silicon for High Performance Computing (HPC) Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |