Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
Altera Unveils Industry's First Plug & Play Signal Integrity Technology
San Jose, Calif., September 11, 2007—Altera Corporation (NASDAQ: ALTR) today announced its Plug & Play Signal Integrity technology, an innovative system solution that is enabled by the latest Quartus® II design software and available now in production Stratix® II GX FPGAs. Plug & Play Signal Integrity redefines FPGA use in high-performance systems by enabling a single card configuration to be plugged into any designated system slot while under system power.
Altera’s Plug & Play Signal Integrity technology is an exclusive combination of low-power linear adaptive equalization technology—Altera’s new Adaptive Dispersion Compensation Engine (ADCE)—and the hot-socketing capability found in every Altera® FPGA. When hot-swapping a single card configuration in a system, the ADCE automatically monitors and adjusts itself for interconnect loss and environmental variations to provide the highest system performance and data reliability available in the industry today.
“Altera continues to deliver FPGA transceiver innovation to customers by providing system designers with the only plug-and-play signal integrity capability available in an FPGA,” said Danny Biran, senior vice president of product and corporate marketing at Altera. “Our FPGAs’ ability to plug into a powered system and automatically adjust to varying system and environmental conditions allows our customers to reduce inventories, simplify maintenance procedures and shorten time to market. The ADCE itself significantly reduces the tedious characterization effort that is the result of high-speed systems having varying link characteristics across card slots.”
Plug & Play Signal Integrity provides designers and system architects with production-qualified, hot-socketable Stratix II GX FPGAs that now can actively monitor and automatically compensate for signal degradation in multi-gigabit system interconnects due to manufacturing, voltage, temperature, and design variations. Altera’s Plug & Play Signal Integrity solution continuously adjusts equalizer settings for each of up to 20 receivers found in the Stratix II GX FPGA family to provide the best eye opening for non-return-to-zero (NRZ) signals operating between 2.5 Gbps and 6.375 Gbps, significantly improving system reliability, performance, and bit error rate (BER).
For more information on Plug & Play Signal Integrity, visit www.altera.com/technology/adce.
For complete information on Stratix II GX FPGAs, visit www.altera.com/stratix2gx.
Availability
Plug & Play Signal Integrity can be enabled with the customer beta release of Quartus II software version 7.2, which can be obtained from Altera’s local sales representatives. The production version of Quartus II software will be available for download next month.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's New Stratix II GX FPGAs With Embedded Transceivers Deliver Superior Signal Integrity
- Superior Signal Integrity Puts Altera's Stratix GX FPGAs Into Ceterus Networks' New Cross Connect
- Altera's Stratix II Family Leads the Industry With 2X Signal Integrity Performance Over Competing FPGAs
- Altera Uses Verisity's Plug-and-Play Components to Speed Verification of its Intellectual Property
- Chips&Media unveils its first Image Signal Processing (ISP) IP solution
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |