Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Aldec adds others' synthesis tools
Aldec adds others' synthesis tools
By Richard Goering, EE Times
April 26, 2000 (10:32 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000426S0010
HENDERSON, Nev. Aldec Inc. will offer an HTML-based Flow Manager that integrates Synplicity or Synopsys FPGA synthesis tools into Aldec's design environment. The company plans to roll out a schematic import and design reuse option for Xilinx users, too. The Flow Manager connects the Synplicity Synplify tool or Synopsys FPGA Express product to Aldec's Active-HDL 4.0XE environment. Users can invoke Synplify or FPGA Express from within Active-HDL 4.0XE. The Flow Manager also controls the flow of data between the applications and handles files passed from one program to another. It is configurable and can be adjusted to the user's logic synthesis tool of choice. Separately, Aldec has announced the Fast-Port software for the direct importation of Xilinx Foundation Series projects, schematics and libraries into Active-HDL 4.0XE. The imported projects and schematics will look identical in the Aldec environment, eas ing design reuse, the company said. Active-HDL 4.0XE is a Xilinx-specific version of Active-HDL. It includes a project manager, HDL editor, state machine editor, block diagram/schematic editor, automatic testbench generation and VHDL or Verilog simulator. The product is priced at $2,995.
Related News
- Green Hills Software adds support for production-ready RTOS and tools to Imagination Technologies' RISC-V CPUs
- Airborne System Design Assurance: Aldec Adds 60+ New HDL Rules to ALINT-PRO's DO-254 Plug-In
- Synopsys Adds AI-Driven Tools, Acquires PUF Security Firm
- SandBox Semiconductor Adds Hybrid Metrology Capabilities to Industry's Leading Physics-based, AI-enabled Process Optimization Platform, Creating the First Software Solution to Holistically Address Process Development Challenges
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |