NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Denali Software Celebrates One Hundredth Chip With DDR Controller IP Product
Databahn Achievement Signifies Industry Milestone in Deployment of DDR Memory Systems
PALO ALTO, Calif. -- Sept. 24, 2007 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that its Databahn(TM) DDR memory controller IP has been successfully deployed in 100 chips. The customer of the 100th successful chip was Coherent Logix, Inc., who used Denali's Databahn DDR memory controller IP to meet application-specific performance requirements for their design. The Databahn IP ultimately enabled Coherent Logix engineers to accelerate their time to market and minimize design risk for their product.
"We were pleased with the performance and overall ease of integration of Denali's Databahn memory controllers into our chip design," said Michael Solka, vice president of engineering at Coherent Logix. "We used Databahn controllers in our design to support our required DDR1 and DDR2 memory interfaces. During the RTL coding and integration phase, we found that Denali's IP was easy-to-use and to integrate which facilitated our fast design cycle. Today's design specifications necessitate high quality IP and we are pleased with Denali's expertise in their ability to meet these requirements."
DDR DRAM is a key component in many memory subsystems found in a variety of computing, networking and communications manufactured today. With DDR DRAMs achieving speed grades up to 1600 Mbps, high-performance DDR interfaces are a critical variable in overall system performance. To better address these challenges, designers need a high-quality, proven solution consisting of more than the digital DDR memory controllers.
"Today's high-performance SoCs require specialized DDR memory systems that must address several design criteria plus an aggressive time-to-market schedule," said Brian Gardner, vice president of IP products for Denali. "Our Databahn DDR controller has reached a unique silicon-proven benchmark in the industry allowing our customers to make an easier choice to address their application specific performance requirements. We are very content with Coherent Logix first-pass silicon-success with their complex, high-performance SoC."
About Databahn DDR Memory Solutions
With over 250 design wins and 100 chips in silicon, Databahn is the industry leading IP solution for DDR memory systems. Databahn DDR controllers ensure interoperability with all the latest high-speed memory technologies as the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest SDRAM, DDR1, DDR2, DDR3, GDDR3, and LP-DDR devices from all major memory vendors. Deliverables include: RTL and synthesis scripts, silicon-independent DDR PHY, verification testbench, static timing analysis (STA) scripts, programmable register settings, and documentation. Databahn controllers are compliant with all the latest memory devices, and are silicon-proven in over 27 process nodes. For the latest Databahn DDR memory solutions information, visit: http://www.denali.com/products/dram.
About Denali Software, Inc.
Denali Software, Inc., is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at http://www.denali.com.
|
Related News
- Denali Software DDR SDRAM Controller IP and PHY Solution Integrated into STMicroelectronics' SPEAr Family of Microprocessors
- Denali Software and Carbon Team for Transaction-Level Model Distribution
- Netronome Systems Standardizes on Denali Software Design IP to Accelerate Design Cycles and Reduce Risks
- Pixelworks Standardizes on Denali’s High-Performance DDR SDRAM Technologies
- Industry's Highest Capacity PCI Express 3.0 Controller IP Core From Denali Software Adopted by Cray
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |