NEC Electronics America Uses Cadence Encounter for High-performance, Low-power ARM11 Processor
SAN JOSE, Calif. -- September 25, 2007 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, unveiled that NEC Electronics America, Inc., has used the Cadence® Encounter® digital IC design platform to implement one of the world's highest-performance, low-power ARM11™ MPCore™ multicore processors. The success of the dual core implementation of the ARM11 MPCore processor core, rated at over 700MHz and built on 90-nanometer process technology, has prompted NEC Electronics America to add the Encounter platform as one of its tapeout methodologies of choice for ARM processor implementations.
"Previous tools could not achieve our performance objectives. The Cadence Low-Power Solution, including Encounter RTL Compiler and SoC Encounter GXL, allowed us to exceed our performance target of 700 MHz, while still maintaining our robust signal integrity, design for manufacturability, and quality rules," said Ying F. Chang, engineering director, Custom SOC Solutions Engineering, NEC Electronics America. "This important development allows us to offer differentiated, performance-optimized lower-power embedded processors to our customers."
As the result of this development, and after extensive additional qualifications, NEC has now standardized its tapeout methodology on Cadence Encounter RTL Compiler global synthesis and the Cadence SoC Encounter™ GXL RTL-to-GDSII system for ASIC designs using ARM processors in various combinations of low-power and high-performance libraries. Importantly, the use of Cadence tools allowed NEC to achieve overall improvements in timing performance and lower power consumption for its ARM11 MPCore processor implementation while still adhering to its electromigration rules—an objective that was not met through competitor tools.
"This implementation of the ARM11 MPCore is the latest result of a joint agreement between ARM and NEC Electronics America in 2003 to develop and promote high-performance multiprocessor solutions based on the ARM11 microarchitecture," said Eric Schorn, VP Marketing, Processor Division, ARM. "The partnership between ARM and Cadence has enabled NEC Electronics America to deliver a very competitive ARM processor-based multicore processor solution that will enable OEMs to meet the stringent performance and power consumption requirements of next-generation, high-volume applications."
"NEC Electronics America uses ARM11 processors in many ASIC projects. The company's ability to achieve the aggressive power and performance requirements of its customers is vital to its success," said Mike McAweeney, vice president of marketing at Cadence. "This switch to the Cadence Encounter platform provided a clear demonstration of Cadence technologies' high-end digital solution, and its advanced implementation capabilities for ARM processors. Furthermore, the Cadence Encounter platform was able to adapt stringent quality rules such as electromigration, into the low-power methodology without impact to performance or power consumption."
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Related News
- NEC Introduces High-Performance, Low-Power Embedded DRAM for SoC Design
- picoTurbo Announces pT-120 Portable Low-power 32-bit Processor Core for High-performance SOC Designs
- Fujitsu Develops Technology for Low-Power, High-Performance 45nm Logic Chips
- SiCortex Inc. Licenses MIPS64 Architecture for Low-power, High-performance Teraflop Computing
- ARM Selected To Deliver Low-Power and High-Performance Libraries For IBM, Chartered and Samsung 45-Nanometer Common Platform Technology
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |