ARM gets serious in physical IP at 32 nm
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- Looking to get a jump on rivals like TSMC and Virage Logic, ARM Holdings plc last week pulled back the curtain on its 32-nanometer initiative for physical-intellectual property (IP).
At the same time, ARM warned that the dreaded shift to 32 nm will be an expensive and risky proposition, estimating that R&D costs will edge toward $75 million for a 32-nm design, compared with $20 million to $50 million at 45 nm.
ARM is best known for its processor cores, but physical IP--memory cores, phase-locked loops, standard cells and other IC building blocks for system-on-chip design--is critical to the company's growth. During a keynote address at the ARM Developers' Conference here last week, ARM CEO Warren East dropped hints about the company's bold 32-nm initiative for leading-edge physical IP.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- ARM Gets Physical IP to Match Chip Technology
- Market-Optimized 3nm Physical IP for Armv9-based CPUs
- Vidatronic Launches New 22 nm Analog IP For Ultra-Low-Power, System-On-Chip Physical Attack Mitigation In Internet Of Things (IoT) Applications
- GLOBALFOUNDRIES Brings New Level of Security and Protection on 22FDX Platform for Connected Systems
- ARM gets a rival as AMD licenses graphics IP to Samsung
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration