English
Altera bases 45-nm success on TSMC relationship
Nicolas Mokhoff, EE Times
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related News
- Partnership With TSMC Yields First Silicon Success on Altera's 90-nm, Low-k Products
- Altera and TSMC Collaborate on 55 nm EmbFlash Process
- Synopsys, Altera and TSMC Collaborate to Deliver Silicon-Accurate Parasitic Modeling and Extraction for 28-nm Processes
- Altera Unveils Process Technology Strategy for Its 28-nm Product Portfolio
- Report: Altera to get TSMC's 28-nm in Q4
Breaking News
- Opinion: Nvidia's bad deal is not yet done
- Synopsys and GLOBALFOUNDRIES Collaborate to Develop Broad Portfolio of DesignWare IP for 12LP+ FinFET Solution
- Vidatronic Launches New 22 nm Analog IP For Ultra-Low-Power, System-On-Chip Physical Attack Mitigation In Internet Of Things (IoT) Applications
- Allegro DVT Extends Leadership in 8K Video Decoding IP
- Chipus Annouces new power management IP for hearables and wearables
Most Popular
- Gowin Semiconductor Launches GOAI 2.0 For Embedded Machine Learning Inference
- Imagination launches Ray Tracing Levels System
- Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000
- Silex Insight's Public Key Cryptography Selected for Fungible's Groundbreaking DPU
- Global Top Ten IC Foundries Ranked for 1Q19, with TSMC Expected to Reach 48.1% Market Share, Says TrendForce