English
USB 3.1 SuperSpeed+ (Gen2) Dual-Role Device Controller (USB-IF Certified)
Altera bases 45-nm success on TSMC relationship
Nicolas Mokhoff, EE Times
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related News
- Partnership With TSMC Yields First Silicon Success on Altera's 90-nm, Low-k Products
- Altera and TSMC Collaborate on 55 nm EmbFlash Process
- Synopsys, Altera and TSMC Collaborate to Deliver Silicon-Accurate Parasitic Modeling and Extraction for 28-nm Processes
- Altera Unveils Process Technology Strategy for Its 28-nm Product Portfolio
- Report: Altera to get TSMC's 28-nm in Q4
Breaking News
- New Cadence UltraLink D2D PHY IP for Die-to-Die Connectivity Enables High-Performance Applications with Cost-Effective Packaging
- Secure-IC and Andes Technology jointly provide cybersecurity enhanced RISC-V cores
- Efinix Rolls Out Trion T120 FPGAs
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
- Silicon Wafer Area Shipments Fall for Fourth Consecutive Quarter
Most Popular
- Synopsys to Acquire Certain IP Assets from eSilicon
- eSilicon to be Acquired by Inphi and Synopsys
- Inphi to Acquire eSilicon, a Leading Provider of 2.5D Packaging, SerDes and Custom Silicon
- Rianta Releases Ethernet MAC/PCS/FEC IP Suite for ASICs targeting Datacenter, Networking and 5G Mobile Infrastructure
- Synopsys DesignWare ARC Data Fusion IP Subsystem Incorporated by Himax in Their Artificial Intelligence WiseEye ASIC