Multicore gives more bang for the buck
(10/15/2007 9:00 AM EDT) -- EE Times

At Intel, they have encompassed this truth by complementing Moore's Law with Pollack's Rule, named after Fred Pollack, director of Intel's microprocessor research labs. Pollack has observed that each new Intel architecture, starting with the i386, has required two to three times the silicon area (in a comparable process), while delivering a 1.4 to 1.7 times improvement in performance. In short, performance increases in proportion to the square root of complexity. In two generations, performance doubles for a fourfold increase in complexity; a 4X increase in speed (six years of Moore's Law) requires 16 times more transistor.
Meanwhile, many believe they have also determined what will prove to be the limiting factor in terms of process shrinks: not lithography or quantum physics, but the enormous power densities inherent in doing a great deal of processing work in a very small physical space (notoriously, the power density in a core has passed that of an iron, and is nearing that of a rocket nozzle).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Join Andes at RISC-V Summit; Learn the Only ISO 26262 Fully-Compliant RISC-V CPU, the Latest Multicore 4-Way Out-Of-Order Processor & the Multicore 1024-bit Vector Processor
- Andes Announces RISC-V Multicore 1024-bit Vector Processor: AX45MPV
- Andes Technology Unveils The AndesCore® AX60 Series, An Out-Of-Order Superscalar Multicore RISC-V Processor Family
- Semico Research Concludes proteanTecs Deep Data Analytics Gives SoC Manufacturers a Six-Month Time-to-Market Advantage with Significant Savings
- Andes RISC-V Superscalar Multicore A(X)45MP and Vector Processor NX27V Upgrade Their Spec. and Performance
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration