Ireland's Duolog flips to an EDA business model
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Conexant Launches World's First 802.11G and 802.11A/G Wireless LAN Solutions with Integrated USB 2.0 Interface
- ChipIdea, a leading analog and mixed-signal IP and SoC solutions provider, announces a new generation of analog front-ends (AFEs) for 802.11 Wireless LAN applications
- Duolog Releases its Embedded Wireless LAN 802.11g Baseband Core as part of its WLAN Platform
- Accelerated Technology's Nucleus 802.11 STA Delivers Wireless Ethernet Support to Nucleus Developers
- Wipro Sub-licenses Ittiam's 802.11b Wireless LAN Baseband Technology
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024