Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Effort behind reusing IP blocks is underestimated
(12/06/2007 4:27 PM EST)
GRENOBLE -- When intellectual property (IP) reuse entered the IC design paradigm more than ten years ago, the semiconductor industry expressed high expectations. IP reuse was indeed seen as a way to foster development productivity and output that would eventually offset the design productivity gap. Based on 1,200 benchmarked IC projects from more than 35 companies, Ron Collett, president and CEO of Numetrics Management Systems, Inc. (Cupertino, California), gave his views on how to achieve maximum IP reuse leverage.
"There are good and bad news about the reuse situation," stated Collett at the IP 07 Conference, organized by Design & Reuse SA, this week in Grenoble. Over the past ten years, reuse leverage more than doubled, and more reuse tends to translates into less project effort, shorter cycle times as well as fewer spins and less schedule slip.
Still on the positive side, Collett indicated that the average transistor count per block is growing and the number of blocks per chip is rising.
Moving to bad news, Collett noted that the average team size has doubled between the years 2000 and 2006. Collett also deplored that the semiconductor industry has serious schedule slip problems. About 85 percent of all IC projects miss their original schedule. "This is chaos. The average schedule slip is 44 percent, and high schedule slip means poor schedule predictability," he asserted.
E-mail This Article | Printer-Friendly Page |
Related News
- China ten years behind and staying there
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- How Arm Total Design is built around 5 key building blocks
- Credo Joins with Industry Players to Announce Effort to Standardize CXL Active Electrical Cables & Optics at OCP Global Summit 2023
- Digital Blocks AMBA Peripherals I3C, I2C, eSPI, xSPI Controller IP Core Families Extend Leadership with enhancements containing feature-rich, system-level integration features.
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024