Shift in the integration equation
(12/24/2007 9:00 AM EST)
The trend of the semiconductor road map has always been to pack more functions on a single die through process shrinks and better processing, bolstered by a larger die itself. This is especially true on the digital side, where economies of scale are easily defined: early CPUs soon expanded to include various types of I/O, buffers, memory and more. But it has also been true on
the analog side, as the "complete" 12-bit D/A converter led to the "really complete" DAC with integrated output buffer and then the "really, truly complete" DAC with internal voltage reference.
At a recent meeting with a leading linear-IC vendor, however, engineers noted that chip-scale packaging (CSP) technologies may be upsetting this IC road map axiom.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Cadence 3D-IC Advanced Packaging Integration Flow Certified by Samsung Foundry for its 7LPP Process Technology
- HyperSilicon Releases Xilinx- XCVU440 Based FPGA-Based Prototyping Platform for VLSI (Very Large Scale Integration)Verification
- Lattice Announces New Automotive Qualified Chip Scale 132 BGA Packaging for the LatticeXP2 Family
- K-Best MIMO Decoder IP Core Available For Immediate Integration From Global IP Core
- SiliconAlly: GigaPHY Testchip is back from Fabrication and Packaging
Breaking News
- intoPIX and PlexusAV Pioneer IPMX Standard-Based AV-over-IP Solutions
- Green Hills Software adds support for production-ready RTOS and tools to Imagination Technologies' RISC-V CPUs
- Kalray Announces Production Launch of New "Coolidge™2" DPU Processor Optimized for AI and Intensive Data Processing
- Global Semiconductor Sales Increase 0.3% Month-to-Month in April
- Defacto will celebrate its 20th anniversary at DAC with customer presentations and major technical announcements
Most Popular
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Are Chiplets Enough to Save Moore's Law?
- Nanusens announces that it can now create ASICs with embedded sensors
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Agile Analog launches first complete RISC-V analog IP subsystem at RISC-V Summit Europe