OCP-IP Announces New Debug Specification
The specification supports a uniform method of on-chip system analysis and access to embedded information at the core, multicore, and systems levels. The debug interface socket defines several layers of extended functionality to address the diverse and increasing debug needs for software, hardware, and mixed SoC prototyping. It is intended to be compatible with other industry standards efforts addressing debug and related on-chip issues.
Work on the specification was completed by the OCP-IP Debug Working Group led by Texas Instruments, HDL Dynamics, MIPS Technologies, and Pixelworks with the close cooperation and welcomed contributions of several other sponsor member companies and other independent organizations.
The document describes an overall debugging framework as the basis of the OCP debug interface. In the same way that the OCP data framework is a functional superset for various bus interfaces and data structures, the OCP debug framework defines an OCP debug interface socket that can connect to a superset of debug solutions, including those developed outside of OCP-IP. The specification loosely defines requirements and a set of debug signals at the OCP socket and fabric levels, leaving much of the specific options for implementation open to IP and tools vendors.
Commercial and licensable instrumentation IP and tools supporting many of the debug socket interface options are available today from OCP-IP members.
Companies wishing to participate in the OCP-IP Debug Working Group are invited to contact admin@ocpip.org. To download a copy of OCP-IP’s white paper discussing the topic of debug, visit http://www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK - News), Sonics Inc., Synopsys [SNPS], Texas Instruments (NYSE:TXN - News), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.OCPIP.org.
|
Related News
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |