Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
ASIC Architect strengthens its position in high-speed interconnect market.
Santa Clara, CA -- Jan. 22, 2008 -- ASIC Architect, Inc. today announced the availability of PCI Express Gen 2 Controller Cores - in multiple lane width configurations - x16, x8, x4, x1. This follows the footsteps of company's highly successful industry-leading PCI Express Gen 1 Controller Cores. The product is developed based on PCI Express Specification 2.0 and is backward compatible with PCI Express Specification 1.1.
ASIC Architect is a high-speed controller solutions company. The company's portfolio of high end products includes PCI Express, DDR and SATA controller cores. The cores provide logic solution targeted for wireless, handheld, consumer, telecommunication and networking markets. With the release of PCIe Gen 2 Controller Core in multiple lane configurations ranging from x16 down to x1, the company is poised to enter into very high-end bandwidth-starving markets.
"With the latest PCIe Gen2 standard, compliance and cross mode interoperability testings are pushed to new and higher levels. ASIC Architect's solutions are based on a commitment to rigorous simulation-based and hardware-based compliance validation that translates into higher confidence for their customers" said Chris Browy, Vice President of Sales and Marketing, Avery Design Systems, "Through a close partnership and driven by ASIC Architect's high quality standards Avery can supply our Gen2 VIP with the most robust compliance test suites and BFMs for simulation-based compliance testing."
"ASIC Architect is an industry leader in providing solutions in the areas of high-speed interconnect and mass storage ASIC/SoCs. The PCIe Gen2 Controller Cores are the newest addition to our strong product portfolio. The add-on bridge products - AMBA® 2 AHBTM Bridge, AMBA 3 AXITM Bridge results in an end-to-end solution to connect PCI Express to AMBA," says Kishore Mishra, president and CEO of ASIC Architect. "The PCIe Gen2 Controllers have been architected to meet the stringent power, latency, and gate-count numbers of the next generation ASIC/SoC in storage, communication, networking and consumer markets."
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores - PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC/SoC. The company is headquartered at Santa Clara, CA with an international presence at Bhubaneswar, India.
About Avery Design Products and Services:
Avery Design Systems Inc. is a supplier of functional verification products and service that enables dramatic productivity improvements of the ASIC-based systems and SOC verification process. Additional information about Avery Design Systems is available at http://www.avery-design.com.
|
Related News
- GDA announces the availability of PCI Express Gen 2 Controller (GPEX-2) IP
- ASIC Architect Announces the Availability of AMBA 2 AHB to PCI Express Bridge
- ASIC Architect Announces the Availability of Configurable AMBA3 AXI Bridge for PCI Express Controller Cores
- MoSys Announces Availability of 40nm PCI Express 2.0 PHY
- Gennum's Snowbush IP Group Enables Proliferation of PCI Express Gen 2 Products With Industry's First 9-Port Switch IP Block
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |