Salamander announces performance-optimized SystemC models
San Diego, Calif. – Feb. 12, 2008. Salamander Error Correction, a division of Komodo Industries, Inc, today announced the availability of high-quality bit and cycle-accurate SystemC models for all of their Verilog source code error correction IP products.
Salamander Error Correction already provides a very wide selection of Verilog IP for Forward Error Correction, mainly for use in high-performance wireless communications systems. The SystemC modules are bit and cycle accurate models of their Verilog products, for use in high-speed, high-level simulation environments. The SystemC model typically operates at 20-100 times the speed of interpreted Verilog.
“Our SystemC models represent a giant step forward in our product offerings toward hardware / software co-development," said John Boynton, President of Salamander Error Correction. "Our pursuit of this business area reflects a significant commitment to supporting state-of-the-art verification strategies."
By offering optimized C++ modules for simulation, Salamander hopes to achieve significant performance gains over synthesizable Verilog IP, without compromising on quality. “The quality and reliability of all our Verilog IP has always been, and will always be, our primary focus here at Salamander. By turbo-charging the performance of our verification, we can have even greater confidence in the correctness of our product line,” said Mr. Boynton.
About Salamander Error Correction:
Salamander Error Correction, a division of Komodo Industries, Inc., designs and markets Verilog IP modules for the telecommunications and data storage industries. The company is located in San Diego, California. Their website is located at www.salamander-ecc.com, and they can be contacted at sales@salamander-ecc.com.
|
Related News
- Salamander Error Correction announces 1 Gbps Viterbi decoder
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
- Creonic Delivers New CCSDS LDPC Forward Error Correction IP Core
- Hardent Launches New DisplayPort 1.4 Forward Error Correction IP Cores
- Xilinx Announces LDPC Error Correction IP Fundamental to Enabling Next Generation Flash-Based Applications for the Cloud and Data Center Storage Market
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |