eSilicon Licenses Avago Technologies' High Performance Embedded SerDes Cores
SUNNYVALE, Calif.-- February 27, 2008 -- eSilicon Corporation, a pioneering semiconductor value chain producer, today announced that it has reached an agreement to license Avago Technologies' 90nm and 65nm embedded SerDes cores on a limited basis. The agreement allows eSilicon to offer these high performance cores as part of its custom chip development solution, positioning it to address the growing communications and storage ASIC markets, valued at close to $5 billion annually. The cores support a broad range of popular industry standards such as PCI-Express, Fibre Channel, XAUI/CEI-6G, and XFI, and are suitable for both chip-to-chip and backplane applications.
Avago Technologies, the former semiconductor division of Hewlett-Packard, has a long legacy of embedded SerDes technology leadership and has shipped more than 45 million SerDes channels. The SerDes cores offer extremely low jitter, making it possible to integrate many SerDes channels on a single chip.
“SerDes technology is clearly an area where Avago excels, and we are pleased to now offer this technology to select customers,” said Hugh Durdan, Vice President of marketing at eSilicon. “The combination of our value chain services and the manufacturing expertise of our foundry partner TSMC provides customers with a well-proven way to get a high performance product to market quickly.”
“Avago develops ASICs for leading suppliers of enterprise networking, computer and storage equipment. This agreement will allow companies that fall outside our traditional customer base to access our SerDes cores,” said Todd Metcalf, senior director of marketing for Avago Technologies' ASIC Products Division. “We are committed to our established and targeted customers. Expanding our strategy to include this agreement benefits both Avago and our customers as we can invest yet more resources into the ongoing development of our leading-edge SerDes portfolio.”
Avago's SerDes cores offer multi-rate capability and are architected to be flexible and highly scalable. The cores feature an on-chip BERT for channel bit-error optimization, and an on-chip high speed scope allowing system designers to view, in the time domain, the received signal internal to the chip.
The SerDes cores are available immediately from eSilicon. For more information on this technology or to find a sales representative in your area please visit www.esilicon.com.
About eSilicon
eSilicon, a pioneering semiconductor Value Chain Producer (VCP), provides a comprehensive suite of design, productization and manufacturing services, enabling a flexible, low-cost, lower-risk path to volume production. The company delivers chips to system original equipment manufacturers (OEMs) and fabless semiconductor companies who serve a wide variety of markets including the consumer, computer, communications and industrial segments. eSilicon – Enabling Your Silicon Success™. For more information, visit www.esilicon.com.
|
Related News
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- Memoir Systems' Renaissance 10x Brings Ultra High Performance to Embedded Memories
- Avago Technologies Debuts 28-nm ASIC Embedded SerDes with Industry-Leading 30-Gbps Performance
- Mixel Announces the Availability of Its 4.25 Gbps High Performance, Highly Programmable, SerDes IP's Characterization Report
- Motorola's Latest ColdFire(R) Processor Delivers High Performance for Cost Sensitive 32-bit Embedded Applications
Breaking News
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
E-mail This Article | Printer-Friendly Page |