English
IP Adventures in EDA
By Gabe Moretti, edadesignline.com
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Secafy selects Siemens' EDA tools for innovative hardware security development
- MosChip selects Cadence tools for the design of HPC Processor "AUM" for C-DAC
- Silvaco Inc. Achieves ISO 9001 Certification for Comprehensive Suite of TCAD, EDA, and IP Products
- China's EDA startup X-Epic forced to lay off staff, says report
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation